PTH05050
5 Vin single output
DC-DC CONVERTERS
•
•
•
•
•
•
•
•
•
•
POLA Non-isolated
NEW Product
1
6 A output current
5 V input voltage
Wide-output voltage adjust (0.8 Vdc to 3.6 Vdc)
Auto-track™ sequencing*
Pre-bias start-up capability
Efficiencies up to 95%
Output ON/OFF inhibit
Output voltage sense
Point-of-Load-Alliance (POLA) compatible
Available RoHS compliant
The PTH05050 is a next generation series of non-isolated dc-dc converters offering
some of the most advanced POL features available in the industry. The primary new
feature provides for sequencing between multiple modules, a function, which is
becoming a necessity for powering advanced silicon including DSP’s, FPGA’s and
ASIC’s requiring controlled power-up and power-down. Other industry leading features
include pre-bias start-up capability and efficiencies up to 95%. The PTH05050 has an
input voltage of
4.5 Vdc to 5.5 Vdc
and offers a wide 0.8 Vdc to 3.6 Vdc output voltage
range with up to 6 A output current, which allows for maximum design flexibility and a
pathway for future upgrades.
All specifications are typical at nominal input, full load at 25 °C unless otherwise stated
C
in
= 100 µF, C
out
= 0 µF
OUTPUT SPECIFICATIONS
Voltage adjustability
Setpoint accuracy
Line regulation
Load regulation
Total regulation
Minimum load
Ripple and noise
20 MHz bandwidth
(See Note 4)
0.8-3.6 Vdc
±2.0% Vo
±10 mV typ.
±12 mV typ.
±3.0% Vo
0A
20 mV pk-pk
±0.5% Vo
GENERAL SPECIFICATIONS
Efficiency
Insulation voltage
Switching frequency
Approvals and
standards
Material flammability
Dimensions
INPUT SPECIFICATIONS
Input voltage range
Input current
Remote ON/OFF
Start-up time
Undervoltage lockout
Track input voltage
Pin 2 (See Note 6, 7)
(See Note 3)
No load
(See Note 1)
4.5-5.5 Vdc
10 mA typ.
Positive logic
1 V/ms
3.7-4.3 Vdc typ.
±0.3 Vin
Weight
MTBF
Telcordia SR-332
(L x W x H)
EMC CHARACTERISTICS
Electrostatic discharge
Conducted immunity
Radiated immunity
2 YEAR WARRANTY
SPECIFICATIONS
EN61000-4-2, IEC801-2
EN61000-4-6
EN61000-4-3
(See Efficiency Table)
95% max.
Non-isolated
550 kHz to 650 kHz
EN60950
UL/cUL60950
UL94V-0
22.10 x 12.57 x 8.50 mm
0.870 x 0.495 x 0.335 in
2.9 g (0.10 oz)
7,092,000 hours
Temperature co-efficient -40 ºC to +85 ºC
Transient response
(See Note 5)
70 µs recovery time
Overshoot/undershoot 100 mV
ENVIRONMENTAL SPECIFICATIONS
Thermal performance
(See Note 2)
MSL (‘Z’ suffix only)
PROTECTION
Short-circuit
Auto reset
12 A typ.
Operating ambient,
temperature
Non-operating
JEDEC J-STD-020C
-40 ºC to +85 ºC
-40 ºC to +125 ºC
Level 3
International Safety Standard Approvals
UL/cUL CAN/CSA-C22.2 No. 60950-1-03/UL 60950-1,
File No. E174104
TÜV Product Service (EN60950) Certificate No. B 04 06 38572 044
CB Report and Certificate to IEC60950, Certificate No.
US/8292/UL
File Name: pth05050.pdf Rev (06): 16 Dec 2005
*Auto-track™ is a trade mark of
Texas Instruments
PTH05050
5 Vin single output
DC-DC CONVERTERS
POLA Non-isolated
NEW Product
2
For the most current data and application support visit www.artesyn.com/powergroup/products.htm
OUTPUT
POWER
(MAX.)
21.6 W
OUTPUT
CURRENT
(MIN.)
0A
OUTPUT
CURRENT
(MAX.)
6A
INPUT
VOLTAGE
4.5-5.5 Vdc
OUTPUT
VOLTAGE
0.8-3.6 Vdc
EFFICIENCY
(MAX.)
95%
REGULATION
LINE
±10 mV
LOAD
±12 mV
MODEL
NUMBER
(9,10)
PTH05050
Part Number System with Options
PTH05050WAST
Packaging Options
No Suffix = Trays
T = Tape and Reel
(8)
Mounting Option
(9)
D = Horizontal Through-Hole (Matte Sn)
H = Horizontal Through-Hole (Sn/Pb)
S = Surface-Mount (63/37 Sn/Pb
pin solder material)
Z = Surface-Mount (96.5/3.0/0.5 Sn/Ag/Cu
pin solder material)
Pin Option
A = Through-Hole Std. Pin Length (0.140”)
A = Surface-Mount Tin/Lead Solder Ball
Output Voltage Code
W = Wide
Output Voltage Adjustment of the PTH05050 Series
Product Family
Point of Load Alliance
Compatible
Input Voltage
05 = 5 V
Output Current
05 = 6 A
Mechanical Package
Always 0
The ultra-wide output voltage trim range offers major advantages to users who
select the PTH05050. It is no longer necessary to purchase a variety of
modules in order to cover different output voltages. The output voltage can be
trimmed in a range of 0.8 Vdc to 3.6 Vdc. When the PTH05050 converter
leaves the factory the output has been adjusted to the default voltage of 0.8 V.
Notes
1
Remote ON/OFF. Positive Logic
ON:
Pin 3 open; or V > Vin - 0.5 V
OFF:
Pin 3 GND; or V < 0.8 V (min - 0.2 V).
2
See Figure 1 for safe operating curve.
3
A 100 µF electrolytic input capacitor is required for proper operation. The
capacitor must be rated for a minimum of 300 mA rms of ripple current.
4
An external output capacitor is not required for basic operation. Adding
100 µF of distributed capacitance at the load will improve the transient
response.
5
1 A/µs load step, 50 to 100% I
omax
, C
out
= 100 µF.
6
If utilized Vout will track applied voltage by ±0.3 V (up to Vo set point).
7
The pre-bias start-up feature is not compatible with Auto-Track™. This is
because when the module is under Auto-Track™ control, it is fully active
and will sink current if the output voltage is below that of a back-feeding
source. Therefore to ensure a pre-bias hold-off, one of the following two
techniques must be followed when input power is first applied to the
module. The Auto-Track™ function must either be disabled, or the
module’s output held off using the Inhibit pin. Refer to Application Note
158 for more details
.
8
Tape and reel packaging only available on the surface-mount versions.
9
To order Pb-free (RoHS compatible) surface-mount parts replace the
mounting option ‘S’ with ‘Z’, e.g. PTH05050WAZ. To order Pb-free
(RoHS compatible) through-hole parts replace the mounting option ‘H’
with ‘D’, e.g. PTH05050WAD.
10
NOTICE: Some models do not support all options. Please contact your
local Artesyn representative or use the on-line model number search tool at
http://www.artesyn.com/powergroup/products.htm to find a suitable
alternative.
EFFICIENCY TABLE (I
O
= 4 A)
OUTPUT VOLTAGE
Vo = 1.0 V
Vo = 1.2 V
Vo = 1.5 V
Vo = 1.8 V
Vo = 2.0 V
Vo = 2.5 V
Vo = 3.3 V
EFFICIENCY
85%
87%
89%
90%
91%
93%
95%
File Name: pth05050.pdf Rev (06): 16 Dec 2005
PTH05050
5 Vin single output
DC-DC CONVERTERS
POLA Non-isolated
NEW Product
3
For the most current data and application support visit www.artesyn.com/powergroup/products.htm
90
TEMPERATURE (ºC)
80
EFFICIENCY (%)
70
60
50
40
30
20
0
1
2
3
4
5
6
OUTPUT CURRENT (A)
Figure 1 - Safe Operating Area
Vin = 5 V, Output Voltage = 3.3 V (See Note A)
100LFM
Nat conv
100
90
80
70
60
50
40
Vout
3.3V
2.5V
1.8V
1.2V
0.8V
0
1
2
3
4
5
6
OUTPUT CURRENT (A)
Figure 2 - Efficiency vs Load Current
Vin = 5 V (See Note B)
Notes
Track
1
2
Vin
3
4
C
in
100µF
(Required)
+
R
SET
1%, 0.1W
(Required)
6
Vout
A
SOA curves represent the conditions at which internal components are
within the Artesyn derating guidelines.
B
Characteristic data has been developed from actual products tested at
25 °C. This data is considered typical data for the converter.
PTH05050
(Top View)
5
C
o1
100µF
Electrolytic
(Optional)
+
C
o2
10µF
Ceramic
(Optional)
Inhibit
GND
GND
Figure 3 - Standard Application
File Name: pth05050.pdf Rev (06): 16 Dec 2005
PTH05050
5 Vin single output
DC-DC CONVERTERS
POLA Non-isolated
NEW Product
4
For the most current data and application support visit www.artesyn.com/powergroup/products.htm
0.140
(3.55)
0.870 (22.10)
0.060
(1.52)
1
0.125
(3.18)
0.125
(3.18)
0.125
(3.18)
2
3
5
4
0.070 (1.78)
(Standoff Shoulder)
0.750 (19.06)
6
0.060
(1.52)
0.040 (1.02)
6 Places
0.375 0.495
(12.57)
(9.52)
Lowest Component
0.010 min. (0.25)
Bottom side Clearance
PIN CONNECTIONS
PIN NO.
FUNCTION
Ground
Track
Vin
Inhibit*
Vo adjust
Vout
TOP VIEW
0.335 (8.50)
MAX.
Dimensions in Inches (mm)
Tolerances (unless otherwise specified)
2 Places
±0.030
(±0.76)
3 Places
±0.010
(±0.25)
SIDE VIEW
1
2
3
4
5
6
Host Board
Figure 4 - Plated Through-Hole Mechanical Drawing
*Denotes negative logic:
Open = Normal operation
Ground = Function active
0.870 (22.10)
0.060
(1.52)
1
2
3
5
4
SIDE VIEW
0.750 (19.06)
0.060
(1.52)
6
0.495
0.375 (12.57)
(9.52)
Solder Ball
0.040 (1.02)
6 Places
0.335 (8.50)
max.*
*After solder reflow
on customer board
0.125
(3.18)
0.125
(3.18)
0.125
(3.18)
TOP VIEW
Dimensions in Inches (mm)
Tolerances (unless otherwise specified)
2 Places
±0.030
(±0.76)
3 Places
±0.010
(±0.25)
Figure 5 - Surface-Mount Mechanical Drawing
Datasheet © Artesyn Technologies® 2005
The information and specifications contained in this data sheet are believed to be correct at time of publication. However, Artesyn Technologies accepts no responsibility for consequences arising
from printing errors or inaccuracies. The information and specifications contained or described herein are subject to change in any manner at any time without notice. No rights under any patent
accompany the sale of any such product(s) or information contained herein.
Please consult our website for the following items:
Application Note
www.artesyn.com
File Name: pth05050.pdf Rev (06): 16 Dec 2005
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
