32
PRELIMINARY
CYW2332
Dual Serial Input PLL with 1.2-GHz and 600-MHz Prescalers
Features
• Operating voltage 2.7V to 5.5V
• Operating frequency to 1.2 GHz and 600 MHz with in-
puts of –15 dBm and V
CC
of 3.0V
• Lock detect feature
• Power-down mode I
CC
< 1 µA typical at 3.0V
• Available in a 20-pin TSSOP (Thin Shrink Small Outline
Package)
• Available in a 24-pin CSP (Chip Scale Package)
• Available in a 20-pin MLF (Mirco Lead Frame Package)
Applications
The Cypress CYW2332 is a dual serial input PLL frequency
synthesizer designed to combine the RF and IF mixer frequen-
cy sections of wireless communications systems. One 1.2-
GHz and one 600-MHz prescaler, each with pulse swallow ca-
pability are included. The device operates from 2.7V and dis-
sipates only 15 mW.
Dual Hi-Lo PLL Block Diagram
GND (4)
GND (7)
V
CC
1 (1)
V
CC
2 (20)
V
P
1 (2)
F
IN
1 (5)
F
IN
1# (6)
Prescaler
64/65 or
128/129
Binary 7-Bit
Swallow Counter
Binary 11-Bit
Programmable Counter
fp1
Phase
Detector
Charge
Pump
D
O
PLL1 (3)
19-Bit
Latch
OSC_IN (8)
Pwr-dwn
PLL1
fr1
fr fp
Monitor
Output
Selector
15-Bit
Reference Counter
Latch
Selector
LE (13)
DATA (12)
CLOCK (11)
20-Bit Latch
20-Bit Latch
15-Bit
Reference Counter
19-Bit
Latch
Pwr-dwn
PLL2
F
O
/LD (10)
fr2
Cntrl 22-Bit
Shift
Reg.
Power
Control
F
IN
2 (16)
F
IN
2# (15)
Prescaler
8/9 or
16/17
Binary 4-Bit
Swallow Counter
Binary 11-Bit
Programmable Counter
Phase
Detector
fp2
Charge
Pump
D
O
PLL2 (18)
Pin Configuration
V
CC
1
V
P
1
D
O
PLL1
GND
F
IN
1
F
IN
1#
GND
OSC_IN
GND
F
O
/LD
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
GND (14)
GND (9)
GND (17)
V
P
2 (19)
Vcc1
Vcc1
Vcc2
Vcc2
Vp1
24
24
23
23
D
O
PLL2
GND
F
IN
2
F
IN
2#
GND
LE
DATA
CLOCK
Vp1
Vp1
DoPLL1
DoPLL1
GND
GND
Fin1
Fin1
Fin1#
Fin1#
GND
GND
OSC_IN
OSC_IN
NC
NC
2
2
3
3
4
4
5
5
6
6
7
7
10
10
DoPLL2
DoPLL2
GND
GND
Fin2
Fin2
Fin2#
Fin2#
GND
GND
LE
LE
DATA
DATA
NC
NC
20
19
18
17
19
19
18
18
DoPLL1
GND
Fin1
Fin1#
GND
16
V
P
2
22
22
NC
NC
1
1
21
21
20
20
NC
NC
Vp2
V
CC
2
DoPLL2
Vp2
Vp2
Vcc1
Vcc2
1
2
3
4
5
10
6
15
14
GND
Fin2
Fin2#
GND
LE
(Top View)
17
17
16
16
15
15
14
14
(Top View)
13
12
11
7
8
11
11
12
12
Fo/LD
OSC_IN
CLOCK
CLOCK
TSSOP
CSP
MLF
Cypress Semiconductor Corporation
Document #: 38-07238 Rev. **
•
3901 North First Street
•
San Jose
•
CA 95134 • 408-943-2600
Revised September 27, 2001
CLOCK
Fo/LD
Fo/LD
GND
GND
DATA
GND
9
9
13
13
9
8
8
PRELIMINARY
Pin Definitions
Pin
No.
(TSSO
P)
1
Pin
No.
(CSP)
24
Pin
No.
(MLF)
19
Pin
Type
P
CYW2332
Pin Name
V
CC
1
Pin Description
Power Supply Connection for PLL1 and PLL2:
When power
is removed from both the V
CC
1 and V
CC
2 pins, all latched data
is lost.
PLL1 Charge Pump Rail Voltage:
This voltage accommo-
dates VCO circuits with tuning voltages higher than the V
CC
of
PLL1.
PLL1 Charge Pump Output:
The phase detector gain is I
P
/2π.
Sense polarity can be reversed by setting the FC bit in software
(via the Shift Register).
Input to PLL1 Prescaler:
Maximum frequency 1.2 GHz.
Complementary Input to PLL1 Prescaler:
A bypass capacitor
should be placed as close as possible to this pin and must be
connected directly to the ground plane.
Oscillator Input:
This input has a V
CC
/2 threshold and CMOS
logic level sensitivity.
Lock Detect Pin of PLL1 Section:
This output is HIGH when
the loop is locked. It is multiplexed to the output of the program-
mable counters or reference dividers in the test program mode.
(Refer to
Table 3
for configuration.)
Data Clock Input:
One bit of data is loaded into the Shift Reg-
ister on the rising edge of this signal.
Serial Data Input
Load Enable:
On the rising edge of this signal, the data stored
in the Shift Register is latched into the reference counter and
configuration controls, PLL1 or PLL2 depending on the state of
the control bits.
Complementary Input to PLL2 Prescaler:
A bypass capacitor
should be placed as close as possible to this pin and must be
connected directly to the ground plane.
Input to PLL2 Prescaler:
Maximum frequency 600 MHz.
PLL2 Charge Pump Output:
The phase detector gain is I
P
/2π.
Sense polarity can be reversed by setting the FC bit in software
(via the Shift Register).
PLL2 Charge Pump Rail Voltage:
This voltage accommo-
dates VCO circuits with tuning voltages higher than the V
CC
of
PLL2.
Power Supply Connections for PLL1 and PLL2:
When power
is removed from both the V
CC
1 and V
CC
2 pins, all latched data
is lost.
Analog and Digital Ground Connections:
This pin must be
grounded.
V
P
1
2
2
20
P
D
O
PLL1
3
3
1
O
F
IN
1
F
IN
1#
5
6
5
6
3
4
I
I
OSC_IN
F
O
/LD
8
10
8
11
6
8
I
O
CLOCK
DATA
LE
11
12
13
12
14
15
9
10
11
I
I
I
F
IN
2#
15
17
13
I
F
IN
2
D
O
PLL2
16
18
18
20
14
16
I
O
V
P
2
19
22
17
P
V
CC
2
20
23
18
P
GND
4, 7, 9,
14, 17
4, 7, 10,
16, 19
2, 5, 7,
12, 15
G
Document #: 38-07238 Rev. **
Page 2 of 13
PRELIMINARY
Absolute Maximum Ratings
Stresses greater than those listed in this table may cause per-
manent damage to the device. These represent a stress rating
Parameter
V
CC
or V
P
V
OUT
I
OUT
T
L
T
STG
Output Voltage
Output Current
Lead Temperature
Storage Temperature
Description
Power Supply Voltage
CYW2332
only. Operation of the device at these or any other conditions
above those specified in the operating sections of this specifi-
cation is not implied. Maximum conditions for extended peri-
ods may affect reliability.
Rating
–0.5 to +6.5
–0.5 to V
CC
+0.5
±15
+260
–55 to +150
Unit
V
V
mA
°C
°C
Handling Precautions
Devices should be transported and stored in antistatic con-
tainers.
These devices are static sensitive. Ensure that equipment and
personnel contacting the devices are properly grounded.
Cover workbenches with grounded conductive mats.
Always turn off power before adding or removing devices from
system.
Protect leads with a conductive sheet when handling or trans-
porting PC boards with devices.
If devices are removed from the moisture protective bags for
more than 36 hours, they should be baked at 85°C in a mois-
ture free environment for 24 hours prior to assembly in less
than 24 hours.
Recommended Operating Conditions
Parameter
V
CC1
,
V
CC2
V
P
T
A
Description
Power Supply Voltage
Charge Pump Voltage
Operating Temperature
Ambient air at 0 CFM flow
Test Condition
Rating
2.7 to 5.5
V
CC
to +5.5
–40 to +85
Unit
V
V
°C
Document #: 38-07238 Rev. **
Page 3 of 13
PRELIMINARY
Electrical Characteristics:
V
CC
= V
P
= 2.7V to 5.5V, T
A
= –40°C to +85°C, Unless otherwise specified
Parameter
I
CC
I
PD
F
IN
1
F
IN
2
F
OSC
Fφ
PF
IN
1
PF
IN
2
V
OSC
I
IH
, I
IL
V
IH
V
IL
I
IH
I
IL
V
OH
V
OL
ID
OH(SO)
ID
OL(SO)
ID
OH(SI)
ID
OL(SI)
∆ID
O
High/Low Level Input
Current
High Level Input Voltage
Low Level Input Voltage
High Level Input Current
Low Level Input Current
High level Output Voltage
Low Level Output Voltage
ID
O
High, Source Current
ID
O
Low, Source Current
ID
O
High, Sink Current
ID
O
Low, Sink Current
ID
O
Charge Pump Sink
and Source Mismatch
High-Impedance Leakage
Current
V
CC
= V
P
= 3.0V, D
O
= V
P
/2
[ID
O(SO)
– ID
O(SI)
]/ID
O(SI)
T = 25°C
V
CC
= V
P
= 3.0V,
Loop locked, between reference
spikes
V
CC
= 3.0V, V
I
= -1 mA
V
CC
= 3.0V, V
I
= 1 mA
V
CC
= V
P
= 3.0V,
D
O
= V
P
/2
F
O
/LD
D
O
PLL1
D
O
PLL2
V
CC
= 3.0V
DATA,
CLOCK,
LE
V
CC
* 0.8
Oscillator Input Frequen-
cy
Phase Detector Frequen-
cy
Input Sensitivity
V
CC
= 3.0V, Z
IN
= 50Ω
V
CC
= 5.0V, Z
IN
= 50Ω
V
CC
= 2.7V to 5.5V, Z
IN
= 50Ω
Oscillator Input Sensitivity V
CC
= 3.0V
F
IN
2
OSC_IN
F
IN
1
–15
–10
–10
0.5
±50
Description
Power Supply Current
PLL1 + PLL2
Power-down Current
Operating Frequency
Test Condition
V
CC
1 = V
CC
2 = 3.0V
Power-down, V
CC
= 3.0V
PLL1
PLL2
Pin
V
CC
1,
V
CC
2
V
CC
1,
V
CC
2
F
IN
1
F
IN
2
OSC_IN
100
45
5
Min.
Typ.
5.5
1
CYW2332
Max.
Unit
mA
25
1200
600
45
10
4
4
4
µA
MHz
MHz
MHz
MHz
dBm
dBm
dBm
V
P–P
µA
V
V
CC
* 0.2
–10
–10
V
CC
* 0.8
V
CC
* 0.2
–3.8
–1.0
3.8
1.0
3
15
0.5
0.5
10
10
V
µA
µA
V
V
mA
mA
mA
mA
%
I
OFF
±2.5
nA
Note:
1. ID
O
vs T; Charge pump current variation vs. temperature.
[IID
O(SI)@T
I - IID
O(SI)@25° C
I]/IID
O(SI)@25°C
I * 100% and
[IID
O(SO)@T
I - IID
O(SO)@25°C
I]/IID
O(SO)@25°C
I *100%.
Document #: 38-07238 Rev. **
Page 4 of 13
PRELIMINARY
Timing Waveforms
Key:
CYW2332
FC Bit HIGH
FC Bit LOW
Increasing
Voltage
Increasing Frequency
VCO Characteristics
(Refer to
Table 2
for meaning of FC bit.)
Phase Comparator Sense
Phase Detector Output Waveform
F
R
F
P
tw
tw
LD
D
O
Charge Pump Output Current Waveform
F
R
F
P
tw
tw
D
o
ID
O
Hi-Impedance State
Document #: 38-07238 Rev. **
Page 5 of 13
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
