82573 Family of GbE Controllers
Datasheet
Product Features
PCIe*
—
—
—
—
x1 PCIe* interface on ICH7 or MCH devices
Peak bandwidth: 2 Gb/s per direction
Power management
High bandwidth density per pin
Manageability
MAC
— Optimized transmit and receive queues
— IEEE 802.3x compliant flow control with
software controlled pause times and threshold
values
— Caches up to 64 packet descriptors per queue
— Programmable host memory receive buffers
(256 bytes to 16 KB) and cache line size (16
bytes to 256 bytes)
— 32 KB configurable transmit and receive FIFO
buffer
— Mechanism available for reducing interrupts
generated by transmit and receive operation
— Descriptor ring management hardware for
transmit and receive
— Optimized descriptor fetching and write-back
mechanisms
— Wide, pipelined internal data path architecture
— Intel® Active Management Technology (Intel®
AMT) support (82573E only)
— Alerting Standards Format 2.0 and advanced
pass through support (82573E/V only)
— Boot ROM Preboot eXecution Environment
(PXE) Flash interface support
— Compliance with PCI Power Management 1.1
and Advanced Configuration and Power
Interface (ACPI) 2.0 register set compliant
— Wake on LAN support
Additional
PHY
— Integrated PHY for 10/100/1000 Mb/s full and
half duplex operation
— IEEE 802.3ab auto negotiation support
— IEEE 802.3ab PHY compliance and
compatibility
— Three activity and link indication outputs that
directly drive LEDs
— Programmable LEDs
— Internal PLL for clock generation that can use
a 25 MHz crystal
— Power saving feature for the 82573L. During
the L1 and L2 link states, the 82573L asserts
the Clock Request signal (CLKREQ#) to
indicate that its PCIe* reference clock can be
gated
— On-chip power control circuitry
— Loopback capabilities
— JTAG (IEEE 1149.1) Test Access Port (TAP)
built in silicon
Technology
— DSP architecture implements digital
adaptive equalization, echo cancellation,
and cross-talk cancellation
Host Offloading
— Lead-free 196-pin Thin and Fine Pitch Ball Grid
Array (TF-BGA) package
— Operating temperature: 0° C to 70° C (with
external regulators)
— Operating temperature: 0° to 55° C (with on-
die 2.5V regulator)
— Storage temperature -40° C to 125° C
— Transmit and receive IP, TCP and UDP
checksum off-loading capabilities
— Transmit TCP segmentation, IPv6 offloading,
and advanced packet filtering
— IEEE 802.1q VLAN support with VLAN tag
insertion, stripping and packet filtering for up
to 4096 VLAN tags
— Descriptor ring management hardware for
transmit and receive
Order Number: 315514-002
Revision 2.5
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR
OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS
OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING
TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE,
MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for
use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.
Legal Lines and Disclaimers
Intel may make changes to specifications and product descriptions at any time, without notice.
Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the
presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel
or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.
IMPORTANT - PLEASE READ BEFORE INSTALLING OR USING INTEL® PRE-RELEASE PRODUCTS.
Please review the terms at
http://www.intel.com/netcomms/prerelease_terms.htm
carefully before using any Intel® pre-release product, including any
evaluation, development or reference hardware and/or software product (collectively, “Pre-Release Product”). By using the Pre-Release Product, you
indicate your acceptance of these terms, which constitute the agreement (the “Agreement”) between you and Intel Corporation (“Intel”). In the event
that you do not agree with any of these terms and conditions, do not use or install the Pre-Release Product and promptly return it unused to Intel.
Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” Intel reserves these for
future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different
processor families. See
http://www.intel.com/products/processor_number
for details.
This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not
finalize a design with this information.
The 82573 GbE Controllers may contain design defects or errors known as errata which may cause the product to deviate from published specifications.
Current characterized errata are available on request.
Hyper-Threading Technology requires a computer system with an Intel
®
Pentium
®
4 processor supporting HT Technology and a HT Technology enabled
chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See
http://www.intel.com/
products/ht/Hyperthreading_more.htm
for additional information.
Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.
Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling
1-800-548-4725 or by visiting Intel's website at
http://www.intel.com.
Intel and Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
*Other names and brands may be claimed as the property of others.
Copyright © 2007, Intel Corporation. All Rights Reserved.
2
Datasheet—82573
Contents
1.0
Introduction
.............................................................................................................. 7
1.1
Document Scope ................................................................................................. 8
1.2
Reference Documents .......................................................................................... 8
1.3
82573 Architecture ............................................................................................. 9
1.4
Product Codes for the 82573............................................................................... 10
Signal Descriptions..................................................................................................
10
2.1
Signal Type Definitions....................................................................................... 10
2.2
PCIe* Data Signals ............................................................................................ 11
2.3
PCIe* Miscellaneous Signals ............................................................................... 11
2.4
Non-Volatile Memory Interface Signals ................................................................. 12
2.5
Miscellaneous Signals ........................................................................................ 12
2.5.1 Reset and Power-down Signals................................................................. 12
2.5.2 System Management Bus (SMBus) Signals................................................. 13
2.5.3 LED Signals ........................................................................................... 13
2.5.4 Other Signals......................................................................................... 13
2.6
PHY Analog and Crystal Signals ........................................................................... 14
2.7
Test Signals...................................................................................................... 15
2.7.1 MAC Test Signals.................................................................................... 15
2.7.2 PHY Test Signals .................................................................................... 15
2.7.3 Other Test Signals .................................................................................. 15
2.8
Power Signals ................................................................................................... 16
2.8.1 Power Support Signals ............................................................................ 16
2.8.2 Digital and Analog Power Supply Signals ................................................... 16
2.9
Grounds and No Connects .................................................................................. 16
Voltage, Temperature, and Timing Specifications
.................................................... 17
3.1
Absolute Maximum Ratings ................................................................................. 17
3.2
Recommended Operating Conditions .................................................................... 17
3.3
Power Supply Connections .................................................................................. 17
3.3.1 External LVR Power Delivery .................................................................... 18
3.3.2 Power Sequencing with External Regulators ............................................... 19
3.3.3 Internally Generated Power Delivery ......................................................... 20
3.3.4 Internal LVR Power Sequencing ................................................................ 21
3.4
DC and AC Specifications.................................................................................... 25
3.5
External Interfaces ............................................................................................ 28
3.5.1 Crystal.................................................................................................. 28
3.5.2 External Clock Oscillator ......................................................................... 28
3.5.3 Non-Volatile Memory (NVM) Interface: EEPROM ......................................... 29
Package and Pinout Information
............................................................................. 30
4.1
Package Information.......................................................................................... 30
4.2
Thermal Specifications ....................................................................................... 32
4.3
Pinout Information ............................................................................................ 33
4.3.1 PCIe Bus Interface Signals....................................................................... 33
4.3.2 Non-Volatile Memory Interface Signals ...................................................... 34
4.3.3 Miscellaneous Signals ............................................................................. 34
4.3.4 PHY Signals ........................................................................................... 35
4.3.5 Test Signals........................................................................................... 35
4.3.6 Power Supply Signals.............................................................................. 36
4.4
Visual Pin Assignments....................................................................................... 38
2.0
3.0
4.0
3
82573—Datasheet
Figures
1
2
3
4
5
6
7
8
9
82573 Block Diagram................................................................................................. 9
Minimum Requirements for Power Supply Sequencing ...................................................20
Power Supply Sequencing..........................................................................................21
82573 2.5V and 1.2V LVR Schematic ..........................................................................25
External Clock Oscillator Connectivity to the 82573 .......................................................29
82573 Controller TF-BGA Package Ball Pad Dimensions..................................................30
82573 Mechanical Specifications .................................................................................31
82573E and 82573V Gigabit Ethernet Controller Pinout..................................................38
82573L Gigabit Ethernet Controller Pinout....................................................................39
4
Datasheet—82573
Tables
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
Absolute Maximum Ratings ....................................................................................... 17
Recommended Operating Conditions........................................................................... 17
3.3V External Supply Voltage Ramp and Sequencing Recommendations .......................... 18
2.5V External Supply Voltage Ramp and Sequencing Recommendations .......................... 18
1.2V External Supply Voltage Ramp and Sequencing Recommendations .......................... 19
3.3V Internal Power Supply Parameters ...................................................................... 20
82573 Bill of Materials (BOM) of Components for Internal Regulator................................ 22
2.5V Internal LVR Specification .................................................................................. 22
1.2V Internal LVR Specification .................................................................................. 23
PNP Specification ..................................................................................................... 23
82573E and 82573V Maximum Measured External Power Characteristics ......................... 25
82573E and 82573V Typical Measured External Power Characteristics ............................. 26
82573E and 82573V 2.5V Internal Power Regulator Numbers......................................... 26
82573L Maximum Measured Power Characteristics ....................................................... 27
82573L Measured Power Characteristics ...................................................................... 27
DC Specifications ..................................................................................................... 27
LED DC Specifications............................................................................................... 28
Crystal Specifications................................................................................................ 28
Specification for External Clock Oscillator .................................................................... 29
NVM Interface Timing Specifications for EEPROM .......................................................... 29
Thermal Resistance Values ........................................................................................ 33
PCIe Data Signals .................................................................................................... 33
PCI Express Miscellaneous Signals .............................................................................. 34
Non-Volatile Memory Interface Signals........................................................................ 34
Reset and Power-down Signals .................................................................................. 34
SMBus Signals ......................................................................................................... 34
LED Signals............................................................................................................. 34
Other Signals .......................................................................................................... 34
Analog and Crystal Signals ........................................................................................ 35
82573E/V MAC Test Signals....................................................................................... 35
82573L MAC Test Signals .......................................................................................... 35
PHY Test Interface Signals ........................................................................................ 35
82573E/V Other Test Signals ..................................................................................... 36
Power Support Signals .............................................................................................. 36
Power Signals.......................................................................................................... 36
Ground Signals ........................................................................................................ 37
82573E/V No Connect Signals.................................................................................... 37
82573L No Connect Signals ....................................................................................... 37
5
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
