STP24NF10
STB24NF10
N-CHANNEL 100V - 0.055Ω - 26A TO-220 / D
2
PAK
LOW GATE CHARGE STripFET™ II POWER MOSFET
TYPE
STP24NF10
STB24NF10
s
s
s
s
V
DSS
100 V
100 V
R
DS(on)
< 0.060
Ω
< 0.060
Ω
I
D
26 A
26 A
TYPICAL R
DS
(on) = 0.055Ω
EXCEPTIONAL dv/dt CAPABILITY
100% AVALANCHE TESTED
APPLICATION ORIENTED
CHARACTERIZATION
3
3
1
2
1
TO-220
DESCRIPTION
This Power Mosfet series realized with STMicro-
electronics unique STripFET process has specifical-
ly been designed to minimize input capacitance and
gate charge. It is therefore suitable as primary
switch in advanced high-efficiency isolated DC-DC
converters for Telecom and Computer application. It
is also intended for any application with low gate
charge drive requirements.
D
2
PAK
INTERNAL SCHEMATIC DIAGRAM
APPLICATIONS
s
HIGH-EFFICIENCY DC-DC CONVERTERS
s
UPS AND MOTOR CONTROL
ABSOLUTE MAXIMUM RATINGS
Symbol
V
DS
V
DGR
V
GS
I
D
I
D
I
DM
(
q
)
P
TOT
dv/dt (1)
E
AS
(2)
T
stg
T
j
Parameter
Drain-source Voltage (V
GS
= 0)
Drain-gate Voltage (R
GS
= 20 kΩ)
Gate- source Voltage
Drain Current (continuos) at T
C
= 25°C
Drain Current (continuos) at T
C
= 100°C
Drain Current (pulsed)
Total Dissipation at T
C
= 25°C
Derating Factor
Peak Diode Recovery voltage slope
Single Pulse Avalanche Energy
Storage Temperature
Operating Junction Temperature
Value
100
100
±20
26
18
104
85
0.57
9
220
– 55 to 175
(1) I
SD
≤24A,
di/dt
≤300A/µs,
V
DD
≤
V
(BR)DSS
, T
j
≤
T
JMAX.
(2) Starting T
j
= 25°C, I
D
= 12A, V
DD
= 30V
Unit
V
V
V
A
A
A
W
W/°C
V/ns
mJ
°C
(
q
) Pulse width limited by safe operating area
April 2002
1/10
STP24NF10 - STB24NF10
THERMAL DATA
Rthj-case
Rthj-amb
T
l
Thermal Resistance Junction-case Max
Thermal Resistance Junction-ambient Max
Maximum Lead Temperature For Soldering Purpose
1.76
62.5
300
°C/W
°C/W
°C
ELECTRICAL CHARACTERISTICS
(TCASE = 25 °C UNLESS OTHERWISE SPECIFIED)
OFF
Symbol
V
(BR)DSS
I
DSS
I
GSS
Parameter
Drain-source
Breakdown Voltage
Zero Gate Voltage
Drain Current (V
GS
= 0)
Gate-body Leakage
Current (V
DS
= 0)
Test Conditions
I
D
= 250 µA, V
GS
= 0
V
DS
= Max Rating
V
DS
= Max Rating, T
C
= 125 °C
V
GS
= ±20V
Min.
100
1
10
±100
Typ.
Max.
Unit
V
µA
µA
nA
ON (1)
Symbol
V
GS(th)
R
DS(on)
Parameter
Gate Threshold Voltage
Static Drain-source On
Resistance
Test Conditions
V
DS
= V
GS
, I
D
= 250µA
V
GS
= 10V, I
D
= 12 A
Min.
2
Typ.
3
0.055
Max.
4
0.060
Unit
V
Ω
DYNAMIC
Symbol
g
fs
(1)
C
iss
C
oss
C
rss
Parameter
Forward Transconductance
Input Capacitance
Output Capacitance
Reverse Transfer
Capacitance
Test Conditions
V
DS
= 15V
,
I
D
= 12 A
V
DS
= 25V, f = 1 MHz, V
GS
= 0
Min.
Typ.
10
870
125
50
Max.
Unit
S
pF
pF
pF
2/10
STP24NF10 - STB24NF10
ELECTRICAL CHARACTERISTICS
(CONTINUED)
SWITCHING ON
Symbol
t
d(on)
t
r
Q
g
Q
gs
Q
gd
Parameter
Turn-on Delay Time
Rise Time
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Test Conditions
V
DD
= 50V, I
D
= 12 A
R
G
= 4.7Ω V
GS
= 10V
(see test circuit, Figure 3)
V
DD
= 80 V, I
D
= 24 A,
V
GS
= 10V
Min.
Typ.
60
45
30
6
10
41
Max.
Unit
ns
ns
nC
nC
nC
SWITCHING OFF
Symbol
t
d(off)
t
f
Parameter
Turn-off-Delay Time
Fall Time
Test Conditions
V
DD
= 50 V, I
D
= 12 A,
R
G
= 4.7Ω, V
GS
= 10V
(see test circuit, Figure 3)
Min.
Typ.
50
20
Max.
Unit
ns
ns
SOURCE DRAIN DIODE
Symbol
I
SD
I
SDM
(2)
V
SD
(1)
t
rr
Q
rr
I
RRM
Parameter
Source-drain Current
Source-drain Current (pulsed)
Forward On Voltage
Reverse Recovery Time
Reverse Recovery Charge
Reverse Recovery Current
I
SD
= 24 A, V
GS
= 0
I
SD
= 24 A, di/dt = 100A/µs,
V
DD
= 30 V, T
j
= 150°C
(see test circuit, Figure 5)
100
375
7.5
Test Conditions
Min.
Typ.
Max.
26
104
1.5
Unit
A
A
V
ns
nC
A
Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.
Safe Operating Area
Thermal Impedence
3/10
STP24NF10 - STB24NF10
Normalized Gate Thereshold Voltage vs Temp.
Normalized On Resistance vs Temperature
Source-drain Diode Forward Characteristics
5/10
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
