* Since DO is an open-drain output, a pull-up resistor is required. Select a value (between 1k and 10KΩ) that is appropriate for the capacitance of the
external wiring so that the waveforms are not distorted.
V1.3
2
July 2010
PT6552
ORDER INFORMATION
Valid Part Number
PT6552
PT6552LQ
Package Type
64 Pin, QFP
64 Pin, LQFP
Top Code
PT6552
PT6552LQ
PIN CONFIGURATION
V1.3
3
July 2010
PT6552
PIN CONFIGURATIONS
Pin Name
SG1/P1 to SG4/P4
SG5 to SG43
COM1
COM2
KS1/SG44,
KS2/SG45,
KS3 to KS6
KI1 to KI5
OSC
V
SS
I/O
O
O
Function
Segment outputs: Used to output the display data that is
transmitted over the serial data input. Pins SG1/P1 to
SG4/P2 can be used as general-purpose outputs
according to control data specification.
Common driver outputs.
The frame frequency fo is (fosc/512)Hz
Key scan outputs. When a key matrix is formed,
normally a diode will be attached to the key scan timing
line to prevent shorts. However, since the output
transistor impedance is an unbalanced CMOS output, it
will not be damaged if shorted. Pins KS1/SG44 and
KS2/SG45 can be used as segment outputs according
to control data specification.
Key scan inputs: Pin with a built-in pull-down resistor.
Oscillator connection: Oscillator circuit can be formed by
connecting the pin to a resistor and a capacitor
Power supply ground connected. Must be connected to
GND.
Reset input that re-initializes the LSI internal states.
During a reset, the display segments are turned off
forcibly regardless of the internal display data. All
internal key data is reset to low and the key scan
operation is disabled. However, serial data can input
during a reset.
Power supply connection. A supply voltage of between
4.5 and 6.0V must be provided.
Serial data interface:
CE: Chip enable
Connected to the controller.
CLK: Synchronization
Since DO is an open-drain
clock
output, it required a pull-up
DI: Transfer data
resistor.
DO: Output data
Active
-
-
Handing when
unused
Open
Open
Pin No.
1 to 4
5 to 43
44
45
46
47
48 to 51
52 to 56
57
58
O
-
Open
I
I/O
-
H
-
-
GND
V
DD
-
/RES
I
L
GND
59
V
DD
DO
CE
CLK
DI
-
O
I
I
I
-
-
H
-
-
Open
GND
60
61
62
63
64
V1.3
4
July 2010
PT6552
FUNCTION DESCRIPTION
SERIAL DATA INPUT
WHEN STOPPED WITH CLK AT THE LOW LEVEL
WHEN STOPPED WITH CLK AT THE HIGH LEVEL
CCB address: 42H
D1 to D90: Display data
S0, S1: Sleep control data
K0, K1: Key scan output/segment output selection data
P0, P1: Segment output port/general-purpose output port selection data
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
