Datasheet> 器件分类 > 可编程逻辑器件> 可编程逻辑> 5962-0325002QXC

5962-0325002QXC: 产品描述Field Programmable Gate Array, 2304 CLBs, 46000 Gates, 2304-Cell, CMOS, PQFP160, MQFP-160; 产品类别可编程逻辑器件可编程逻辑; 文件大小759KB，共42页; 制造商Atmel (Microchip)

下载文档详细参数全文预览

5962-0325002QXC在线购买

供应商	器件名称	价格	最低购买	库存
	5962-0325002QXC	-	-	点击查看	点击购买

5962-0325002QXC概述

Field Programmable Gate Array, 2304 CLBs, 46000 Gates, 2304-Cell, CMOS, PQFP160, MQFP-160

5962-0325002QXC规格参数

参数名称	属性值
零件包装代码	QFP
包装说明	QFF, QFL160,1.0SQ,25
针数	160
Reach Compliance Code	compli
ECCN代码	3A001.A.2.C
JESD-30 代码	S-PQFP-F160
长度	27.2 mm
可配置逻辑块数量	2304
等效关口数量	46000
输入次数	129
逻辑单元数量	2304
输出次数	129
端子数量	160
最高工作温度	125 °C
最低工作温度	-55 °C
组织	2304 CLBS, 46000 GATES
封装主体材料	PLASTIC/EPOXY
封装代码	QFF
封装等效代码	QFL160,1.0SQ,25
封装形状	SQUARE
封装形式	FLATPACK
电源	3.3 V
可编程逻辑类型	FIELD PROGRAMMABLE GATE ARRAY
认证状态	Qualified
筛选级别	MIL-PRF-38535 Class Q
座面最大高度	2.66 mm
最大供电电压	3.6 V
最小供电电压	3 V
标称供电电压	3.3 V
表面贴装	YES
技术	CMOS
温度等级	MILITARY
端子形式	FLAT
端子节距	0.65 mm
端子位置	QUAD
宽度	27.2 mm
Base Number Matches	1

文档预览

下载PDF文档

全文
预览

Features

•

SRAM based FPGA Dedicated to Space Use

•

SEE Hardened Cells (configuration RAM, FreeRAM, DFF, JTAG, I/O buffers) Remove the

•

need for Triple Modular Redundancy (TMR)

Produced on Rad Hard 0.35µm CMOS Process

Functionally and Pin Compatible with the Atmel Commercial and Military AT40K Series

High Performance

– 46K Available ASIC gates (50% typ. routable)

– 60 MHz Internal Performance

– 20 MHz System Performance

– 30 MHz Array Multipliers

– 18 ns FreeRAM

™

access time

– Internal Tri-state Capability in Each Cell

FreeRAM

– 18432 Bits of Distributed SRAM Independent of Logic Cells

– Flexible, Single/Dual Port, Synchronous/Asynchronous 32x4 RAM blocks

8 Global Clocks and 4 Additional Dedicated PCI Clocks

– Fast, Low Skew Clock Distribution

– Programmable Rising/Falling Edge Transitions

– Distributed Clock Shutdown Capability for Low Power Management

Global Reset Option

384 PCI Compliant I/Os

– Programmable Output Drive

– Fast, Flexible Array Access Facilitates Pin Locking

Package Options

– MQFPF160

– MQFPF256

Design Software (System Designer)

– Combination of Atmel internally developed tools, and industry standard design

tools

– Fast and Efficient Synthesis

– Efficient Integration (Libraries, Interface, Full Back-annotation)

– Over 75 Automatic Component Generators Create Thousands

of Speed and Area Optimized Logic and RAM Functions

– Automatic/Interactive Multi-chip Partitioning

Supply Voltage 3.3V

AT40KFL040 is a 5V Tolerant Version

No Single Event Latch-up below a LET Threshold of 70 MeV/mg/cm2

Tested up to a Total Dose of 300 krads (Si) according to MIL STD 883 Method 1019

Quality Grades

– QML -Q and -V with SMD 5962-03250

– ESCC with 9304/008

Design Kit (AT40KEL-DK) Including:

– A Board with the RH FPGA (MQFPF160 or MQFPF256)

– A configuration memory (AT17 Atmel EEPROM)

– Design software and documentation

– ISP cable and software

Easy Migration to Atmel Gate Arrays for High Volume Production

Note:

All features and characteristics described for

AT40KEL040 in this document, also apply to the

AT40KFL040 unless specified otherwise.

•

Rad Hard

Reprogrammable

FPGAs with

FreeRAM

•

AT40KEL040

AT40KFL040

•

4155I–AERO–06/06

***

Table 1.

AT40KEL040

Device

Available ASIC Gates (50% typ. routable)

Rows x Columns

Core Cells

Registers

RAM Bits

I/O (max)

AT40KEL040

46K

48 x 48

2,304

3,056

18,432

384

Description

The AT40KEL040 is a fully PCI-compliant, SRAM-based FPGA with distributed 18 ns

programmable synchronous/asynchronous, dual port/single port SRAM, 8 global clocks,

Cache Logic ability (partially or fully reconfigurable without loss of data), automatic com-

ponent generators, and 46,000 ASIC gates. I/O counts range from 129 to 384 in Aero-

space standard packages and support 3.3V.

The AT40KFL040 is a 5V tolerant version.

The AT40KEL040 is designed to quickly implement high performance, large gate count

designs through the use of synthesis and schematic-based tools used Windows

Linux

platform. Atmel’s design tools provide easy integration with industry standard

tools such as Synplicity, Modelsim and Leonardo Spectrum/Precision Synthesis. See

the IDS datasheet for other supported tools.

The AT40KEL040 can be used as a co-processor for high-speed (DSP/processor-

based) designs by implementing a variety of compute-intensive, arithmetic functions.

These include adaptive finite impulse response (FIR) filters, Fast Fourier Transforms

(FFT), convolvers, interpolators and discrete-cosine transforms (DCT) that are required

for video compression and decompression, encryption, convolution and other multime-

dia applications.

The AT40KEL040 FPGA offers a patented distributed 18 ns SRAM capability where the

RAM can be used without losing logic resources. Multiple independent, synchronous or

asynchronous, dual port or single port RAM functions (FIFO, scratch pad, etc.) can be

created using Atmel’s macro generator tool.

The AT40KEL040’s patented 8-sided core cell with direct horizontal, vertical and diago-

nal cell-to-cell connections implements ultra fast array multipliers without using any bus-

ing resources. The AT40KEL040’s Cache Logic capability enables a large number of

design coefficients and variables to be implemented in a very small amount of silicon,

enabling vast improvement in system speed at much lower cost than conventional

FPGAs.

The AT40KEL040 is capable of implementing Cache Logic (Dynamic full/partial logic

reconfiguration, without loss of data, on-the-fly) for building adaptive logic and systems.

As new logic functions are required, they can be loaded into the logic cache without los-

ing the data already there or disrupting the operation of the rest of the chip; replacing or

complementing the active logic. The AT40KEL040 can act as a reconfigurable co-pro-

cessor.

The AT40KEL040 FPGA family is capable of implementing user-defined, automatically

generated, macros in multiple designs; speed and functionality are unaffected by the

macro orientation or density of the target device. This enables the fastest, most predict-

able and efficient FPGA design approach and minimizes design risk by reusing already

Fast, Flexible and

Efficient SRAM

Fast, Efficient Array and

Vector Multipliers

Cache Logic Design

Automatic Component

Generators

AT40KEL040

4155I–AERO–06/06

AT40KEL040

proven functions. The Automatic Component Generators work seamlessly with industry-

standard schematic and synthesis tools to create the fastest, most efficient designs

available.

The patented AT40KEL040 series architecture employs a symmetrical grid of small yet

powerful cells connected to a flexible busing network. Independently controlled clocks

and resets govern every column of cells. The array is surrounded by programmable I/O.

Devices offer 46,000 usable ASIC gates, and have 3,056 registers. AT40K series

FPGAs utilize a reliable 0.35µm single-poly, 4-metal CMOS process and are 100% fac-

tory-tested. Atmel’s PC- and workstation-based integrated development system (IDS) is

used to create AT40KEL040 series designs. Multiple design entry methods are sup-

ported.

The Atmel architecture was developed to provide the highest levels of performance,

functional density and design flexibility in an FPGA. The cells in the Atmel array are

small, efficient and can implement any pair of Boolean functions of (the same) three

inputs or any single Boolean function of four inputs. The cell’s small size leads to arrays

with large numbers of cells, greatly multiplying the functionality in each cell. A simple,

high-speed busing network provides fast, efficient communication over medium and

long distances.

AT40KEL040

Configurator

Statistics extracted from configuration bitstreams show that the maximum needed size

is 1Mbit.

In order to keep the maximum number of pins assigned to signals, it is recommended to

use a serial configuration interface.

This is the reason why Atmel proposes a 1Mbit serial EEPROM for configuring the

AT40KEL040, the AT17LV010-10DP which is also a 3.3V bias chip. It is packaged into a

28-pin DIL Flat Pack 400mils wide.

This memory has been tested for total dose under bias and unbiased conditions, exhib-

iting far better results when unbiased; this is the reason why it is recommended to switch

off the memory when it is not in the configuration mode.

In addition, heavy ions tests have shown that the data stored in the memory cells are not

corrupted eventhough errors may be detected while downloading the bitstream; this is

the result of the data serialization from the parallel memory plan; therefore, it is recom-

mended to use the FPGA CRC while configuring it, and to resume the configuration

when an error is detected.

4155I–AERO–06/06

推荐资源

2010春运火车票信息大全: 2010年春运已经开始几天了，随着过年时间越来越近，春运的火车票也是越来越紧张，以前春运火车票真的很难买，因为某些原因导致春运车票查询也很难，最后买到手的车票涨价很多也是很正常的事情， ......; 小娜聊聊、笑笑、闹闹

直流电源模块的设计难点在什么地方: 作者：快意江湖: 本人认为： 1、热处理。这应该是电源模块设计的最大局限性，也是最容易被用户所忽略的地方。市场的现状是客户没几个真正懂电源，因而，给很多电源厂家玩文字游戏 ......; fighting 模拟电子

攒分，请无视: 只为攒分...; fund123 嵌入式系统

请问信号发生器在给小信号时如何减小杂波？: 想用信号发生器给一个2mV的正弦波，可用示波器测时显示这个波形杂波很大，怎么解决这个问题 ...; zk643 模拟电子

用.net SDK1.1开发的应用程序能有办法在WinCE.NET中使用吗？: 如题：用.net SDK1.1开发的应用程序能有办法在WinCE.NET中使用吗？即我的应用程序是用Visual Studio .NET 2003开发的，现在想做成嵌入式应用，这个程序能在WinCE.NET中使用吗？还是我必须另外 ......; wcs 嵌入式系统

如果每个人都能为别人想一想......: 一大早看到了夏老师的话，很有感触，转载于此，共勉如果每个人都能为别人想一想，这个世界将会变得更美好。在我理想的美好世界中，每个人都能为别人着想，容纳各种不同的观点，只要不危害社 ......; soso 聊聊、笑笑、闹闹

STM32中断编程三步曲教你弄会中断设置以及中断优先级设置

中断作为stm32中必不可少的一个功能，其重要性是不言而喻的因此把中断学习好是根本。　　所以今天就来好好啃一下中断配置的知识，俗话说：磨刀不误砍柴工。问题是什么呢?项目中我用到了一个触摸键盘TTP229，结果在测试键盘时，不能够输入密码?最终，调试出bug就是由于中断优先级的影响。　　本项目使用到的是STM32F030C8型号的MCU，我们可以从官方下载到的标准库文件中的启动汇编文件中...[详细]
电动汽车的加速度能比得过燃油车吗

新能源纯电汽车，无论是从0起步还是行进间加速，它的加快一般都比同级别的燃油车要快。究其原因很多人认为只是因为马达扭矩相比燃油发动机更大，马达瞬间爆发扭矩和燃油车叠加扭矩输出，百公里提速时间多数在5-7秒。但为何会出现这种状况呢？新能源电动汽车，英语：（newenergyelectricvehicles）新能源电动汽车的构成包括：电能动力驱动及控制系统、驱动力传动等机械系统、做成既定任务的工作装置...[详细]
整合芯片、软件及平台为一体的可穿戴式设计

For healthcare professionals, accurate diagnosis and treatment are crucial for a clear picture of a person's health. However, healthcare professionals often rely on tests at medical facilities, cli...[详细]
让混动不再尴尬岚海智混堪称混动技术“终极答案”？

8月22日，岚图汽车在央视新闻《顶级实验室》的直播间，把一项叫作“岚海智混”的新技术推到公众面前。名字听上去像是又一个新名词，但仔细往下看，你会发现这并不是简单的技术叠加，而是一次彻底重构;它把800V高压平台、63kWh大电池、全温域5C超充组合到一起，用最硬核的方式回答了一个长期存在的问题：混动究竟是不是过渡方案？要知道，在新能源车的发展进程里，混动一直处在一个尴尬的位置,它既不...[详细]
速腾聚创：ADAS激光雷达收入下降，但机器人业务扛起大旗

毛利率从去年上半年的13.6%跃升至25.9%，几乎同比翻倍。 8月21日，速腾聚创发布了中期业绩报告，其中毛利率的增长非常亮眼。财报显示，速腾聚创今年上半年收今年第二季度达到了27.7%。其中 ADAS 的毛利率为19.4%，机器人及其他为41.5%，毛利率已经连续第6个季度稳步上升。在电话会上，速腾聚创CEO邱纯潮在业绩会上透露，在L4全球领域的领先企业中，速腾聚创合作的...[详细]
机器人，引爆激光雷达

机器人成为激光雷达的“第二增长曲线”。就在激光雷达还在汽车领域和“纯视觉路线”的对手Battle之际，一个领域却点爆了对它的需求。 8月15日，禾赛科技（HS AI ）宣布了两个消息。一是公布了2025年第二季度未经审计的财务数据，其中最大的亮点是当季净利润突破4400万元，远超GAAP层面盈利转正目标。而整个第二季度，禾赛实现营收7.1亿元，同比增长超50%。值得“敲...[详细]
消息称三星正为 2nm 尖端制程导入 Hyper Cell 技术

8 月 22 日消息，韩媒 Nate 当地时间 20 日报道称，三星电子正在向其当下最先进的 2nm 级制程工艺中导入 Hyper Cell 技术，力图以晶体管设计上的更大灵活性提升性能与能效表现，增强工艺在 AI / HPC 芯片代工市场的竞争力。单元 (Cell) 是半导体芯片设计中最基本的单位，而传统的标准单元具有相对固定的高度尺寸和排列方式（即所谓的 6T 库、7.5T 库）。三星的 ...[详细]
全新MG4半固态电池版已上工信部公告，年内批量交付

日前，全新MG4正式登陆工信部新车公告，其中的全新MG4半固态电池版，解决了电池在低温性能与安全上的技术瓶颈，为行业带来了新的技术突破。其搭载的半固态电池通过底层材料技术创新，液态电解质含量降至5%，已接近准固态电池水平，从根本上解决电池自燃隐患。本次公告，标志着半固态电池技术正式步入商业化应用新阶段。 8月29日，全新MG4将正式上市，其半固态电池版也将同步发布价格，预计年内批量交付。半固...[详细]
SMT贴片机的秘密日记：性能状态检测的内幕

SMT贴片机是表面贴装技术（Surface Mount Technology）中的重要设备，它的性能状态对电子制造的质量和效率有着决定性的影响。因此，对SMT贴片机的主要指标性能进行定期检测非常重要。以下是一些主要的检测项目：定位精度：定位精度是SMT贴片机的核心性能指标，它直接影响到贴片的准确性。通常，我们通过重复测量贴片机在X、Y轴上的移动误差来检测其定位精度。贴片速度：贴片速度...[详细]
工业计算机电脑主板CPU,BGA芯片底部填充胶应用

了解到以下信息。客户产品是：工业计算机电脑主板胶水使用部位：cpu/BGA 填充对胶水颜色要求：黑色或透明用胶目的：cpu/BGA芯片填充加固．换胶原因：新项目开发芯片尺寸：3*2cm 锡球参数：锡球径：0.5MM．球间隙：0.4 施胶工艺：手动刷胶固化方式：加热固化120℃20MIN 对胶要求：固化后不能有气泡。（客户产品在高空低压下。有气泡会影响产品稳定性）...[详细]
Power Integrations推出太阳能赛车专用参考设计，采用高效率氮化镓芯片

PowiGaN在轻载和满载时均实现95%高效率，满足关键的运行和安全功能需求澳大利亚达尔文及美国加州圣何塞， 2025年8月22日讯 –Power Integrations推出一款专为太阳能赛车量身定制的参考设计套件。与此同时，37支学生队伍已整装待发，将参加于8月24日开始的普利司通世界太阳能挑战赛，穿越澳洲内陆地区。该套件型号为RDK-85SLR，采用了PI™公司一款集成Po...[详细]
一文读懂回流焊设备选购：如何在众多品牌中抉择

回流焊作为一种电子组装工艺，已经成为电子制造行业的重要环节。回流焊设备的选购对于提高生产效率、降低生产成本以及保证产品质量具有重要意义。那么，在面对众多回流焊设备品牌和型号时，如何选购一台好的回流焊设备呢？本文将从以下几个方面为您提供选购指南。一、设备性能加热方式：回流焊设备的加热方式主要有热风循环加热和红外辐射加热。热风循环加热具有加热均匀、温度控制精确的优点，是目前市场上主流的加热方...[详细]
比亚迪发布新一代「灵充」充电桩，3.5kW/7kW双版本兼容主流车型

8月21日，比亚迪宣布推出新一代“小白桩”产品——「灵充」充电桩，并已全面开放销售。这款充电桩采用了更加圆润的设计，提供3.5kW和7kW两种版本，支持即插即充或NFC刷卡启动，同时手机可复制卡片信息，实现一碰即启动的便捷操作。「灵充」充电桩深度兼容主流新能源汽车品牌，用户无需为不同车型寻找专用充电桩，同时提供超长质保服务。小智版还额外赠送6年流量桩体防伪码，用户可通过扫码辨别真伪。在安全...[详细]
1--STM32 ADC1与ADC2 16通道DMA采集笔记

最近在搞ADC，网上还是很多资源的，以下为参考链接： 1、对STM32 ADC单次转换模式连续转换模式扫描模式的理解： https://www.cnblogs.com/zhanghankui/p/5192324.html/ 2、STM32F103ADC的工作模式和触发方式的探索与理解： http://www.stmcu.org.cn/module/forum/thread-598744-1...[详细]
串联逆变器与并联逆变电源有什么不同，先开通后关断

串联逆变器和并联逆变器的区别在于使用不同的振荡电路。串联逆变器将L、R和c串联，并联逆变器将L、R和c并联。串联逆变器与并联逆变电源有哪些区别串联逆变器的负载电路具有低阻抗。需要电压源电源，大滤波电容器应并联在DC电源端子上。如果逆变器发生故障，由于浪涌电流大，很难提供保护。并联逆变器的负载电路呈现高阻抗，需要电流源供电。大型电抗器应串联在DC电力终端。如果逆变器发生故障，很容易提...[详细]

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多