based on 32Mx8 SDRAM with LVTTL, 4 banks & 8K Refresh
HYM72V64636T8 Series
DESCRIPTION
The HYM72V64636T8 Series are 64Mx64bits Synchronous DRAM Modules. The modules are composed of sixteen 32Mx8bits CMOS
Synchronous DRAMs in 400mil 54pin TSOP-II package, one 2Kbit EEPROM in 8pin TSSOP package on a 168pin glass-epoxy printed
circuit board. One 0.22uF and one 0.0022uF decoupling capacitors per each SDRAM are mounted on the PCB.
The HYM72V64636T8 Series are Dual In-line Memory Modules suitable for easy interchange and addition of 512Mbytes memory.
The HYM72V64636T8 Series are fully synchronous operation referenced to the positive edge of the clock . All inputs and outputs are
synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth.
FEATURES
•
•
•
•
PC133/PC100MHz support
168pin SDRAM Unbuffered DIMM
Serial Presence Detect with EEPROM
1.25” (31.75mm) Height PCB with double sided com-
ponents
Single 3.3±0.3V power supply
- 1, 2, 4 or 8 or Full page for Sequential Burst
•
•
All device pins are compatible with LVTTL interface
- 1, 2, 4 or 8 for Interleave Burst
Data mask function by DQM
•
Programmable CAS Latency ; 2, 3 Clocks
•
•
•
•
•
•
SDRAM internal banks : four banks
Module bank : two physical bank
Auto refresh and self refresh
8192 refresh cycles / 64ms
Programmable Burst Length and Burst Type
ORDERING INFORMATION
Part No.
HYM72V64636T8-H
Clock
Frequency
133MHz
Internal
Bank
4 Banks
Ref.
8K
Power
Normal
SDRAM
Package
TSOP-II
Plating
Gold
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any responsibility for use of
circuits described. No patent licenses are implied.
Rev. 1.3/Apr.01
PC133 SDRAM Unbuffered DIMM
HYM72V64636T8 Series
PIN DESCRIPTION
PIN
CK0~CK3
CKE0, CKE1
/S0 ~ /S3
BA0, BA1
A0 ~ A12
/RAS, /CAS, /WE
DQM0~DQM7
DQ0 ~ DQ63
VCC
V
SS
SCL
SDA
SA0~2
WP
NC
PIN NAME
Clock Inputs
Clock Enable
Chip Select
SDRAM Bank Address
Address
Row Address Strobe, Column
Address Strobe, Write Enable
Data Input/Output Mask
Data Input/Output
Power Supply (3.3V)
Ground
SPD Clock Input
SPD Data Input/Output
SPD Address Input
Write Protect for SPD
No Connection
DESCRIPTION
The system clock input. All other inputs are registered to the SDRAM on the
rising edge of CLK
Controls internal clock signal and when deactivated, the SDRAM will be one
of the states among power down, suspend or self refresh
Enables or disables all inputs except CK, CKE and DQM
Selects bank to be activated during /RAS activity
Selects bank to be read/written during /CAS activity
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
