IHLP-5050CE-01
Vishay Dale
Low Profile, High Current Inductor
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
Lowest height (3.5 mm) in this package footprint
Shielded construction
Frequency range up to 5.0 MHz
RoHS
Lowest DCR/µH, in this package size
COMPLIANT
Handles high transient current spikes without saturation
Ultra low buzz noise, due to composite construction
100 % lead (Pb)-free and RoHS compliant
PDA/Notebook/Desktop/Server applications
High current POL converters
Low profile, high current power supplies
Battery powered devices
DC/DC converters in distributed power systems
DC/DC converter for Field Programmable Gate Array (FPGA)
APPLICATIONS
Manufactured under one or more of the following:
US Patents; 6,198,375/6,204,744/6,449,829/6,460,244.
Several foreign patents, and other patents pending.
STANDARD ELECTRICAL SPECIFICATIONS
Lo
INDUCTANCE
µH ± 20 % at
100 kHz, 0.25 V, 0 A
0.10
0.15
0.22
0.33
0.47
0.60
0.68
0.82
1.0
1.5
1.8
2.2
3.3
4.7
5.6
6.8
8.2
10
DCR mΩ DCR mΩ
TYPICAL
MAX
25 °C
25 °C
0.8
1
1.1
1.3
1.6
1.8
2.3
2.6
3.3
5.1
6.5
7.2
11
14.3
18.3
19.8
24.8
30.4
0.96
1.2
1.3
1.5
2
2.2
2.5
3
3.5
5.5
7
8
12
15
19
22
28
34
HEAT RATING
CURRENT
DC AMPS
3)
TYPICAL
43
41
38.5
36.5
32
29
28
25
24
19
16.5
16
12
10
9.5
9
8.5
7
SATURATION
CURRENT
DC AMPS
4)
TYPICAL
84
75
65
62
55
51
49
44
40
35
30
29
27
24
19
18
16
14
DIMENSIONS
in inches [millimeters]
Typical Pad Layout
0.508
[12.9]
Max.
0.195
[4.95]
0.310
[7.87]
0.138
[3.5] Max.
0.091 ± 0.01
[2.3 ± 0.3]
0.185 ± 0.01
[4.7 ± 0.3]
0.542
[13.76]
0.520 ± 0.015
[13.2 ± 0.38] Max.
The diagram above applies to
values
0.6
µH
and
below.
Typical Pad Layout
0.508
[12.9]
Max.
0.128 [3.3]
0.318
[8.1]
0.138
[3.5] Max.
0.087 ± 0.01
[2.2 ± 0.254]
0.118 ± 0.01
[3.0 ± 0.3]
0.542
[13.8]
NOTES:
1. All test data is referenced to 25 °C ambient
2. Operating Temperature Range - 55 °C to + 125 °C
3. DC current (A) that will cause an approximate
ΔT
of 40 °C
4. DC current (A) that will cause Lo to drop approximately 20 %
5. The part temperature (ambient + temp rise) should not exceed
125 °C under worst case operating conditions. Circuit design,
component placement, PWB trace size and thickness, airflow
and other cooling provisions all affect the part temperature. Part
temperature should be verified in the end application.
0.520 ± 0.015
[13.2 ± 0.38]
The diagram above applies to
values
0.68
µH
and above.
DESCRIPTION
IHLP-5050CE-01
MODEL
1.0 µH
INDUCTANCE
VALUE
± 20
%
INDUCTANCE
TOLERANCE
ER
PACKAGE
CODE
e3
JEDEC LEAD (Pb)-FREE
STANDARD
GLOBAL PART NUMBER
I
H
L
P
5
0
5
SIZE
0
C
E
E
R
1
R
0
M
0
1
PRODUCT FAMILY
PACKAGE
CODE
INDUCTANCE INDUCTANCE SERIES
VALUE
TOLERANCE
www.vishay.com
50
For technical questions, contact: magnetics@vishay.com
Document Number: 34105
Revision: 10-Aug-06
Legal Disclaimer Notice
Vishay
Notice
Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc.,
or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
Information contained herein is intended to provide a product description only. No license, express or implied, by
estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's
terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express
or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness
for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications.
Customers using or selling these products for use in such applications do so at their own risk and agree to fully
indemnify Vishay for any damages resulting from such improper use or sale.
Document Number: 91000
Revision: 08-Apr-05
www.vishay.com
1
模拟与混合信号
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
