MT3170B/71B, MT3270B/71B, MT3370B/71B
Wide Dynamic Range DTMF Receiver
Data Sheet
Features
•
•
•
•
•
•
•
•
•
Wide dynamic range (50 dB) DTMF Receiver
Call progress (CP) detection via cadence
indication
4-bit synchronous serial data output
Software controlled guard time for MT3x70B
Internal guard time circuitry for MT3x71B
Powerdown option (MT317xB & MT337xB)
4.194304 MHz crystal or ceramic resonator
(MT337xB and MT327xB)
External clock input (MT317xB)
Guarantees non-detection of spurious tones
Ordering Information
MT3170/71BE
MT3270/71BE
MT3370/71BS
MT3370/71BN
MT3370/71BSR
MT3371BNR
MT3270/71BE1
MT3171BE1
MT3170BE1
MT3370/BN1
MT3370/71BS1
MT3370/71BSR1
8 Pin PDIP
8 Pin PDIP
18 Pin SOIC
20 Pin SSOP
18 Pin SOIC
20 Pin SSOP
8 Pin PDIP*
8 Pin PDIP*
8 Pin PDIP**
20 Pin SSOP*
18 Pin SOIC*
18 Pin SOIC*
*Pb Free Matte Tin
**Pb Free Tin/Silver/Copper
-40°C to 85°C
Tubes
Tubes
Tubes
Tubes
Tape & Reel
Tape & Reel
Tubes
Tubes
Tubes
Tubes
Tubes
Tape & Reel
February 2007
Applications
•
•
•
Integrated telephone answering machine
End-to-end signalling
Fax Machines
PWDN
VDD
VSS
➀
Voltage
Bias Circuit
Steering
Circuit
High
Group
Filter
Anti-
alias
Filter
Dial
Tone
Filter
Low
Group
Filter
Digital
Detector
Algorithm
Code
Converter
and
Latch
Digital
Guard
Time
➂
Parallel to
Serial
Converter
& Latch
ESt
or
DStD
ACK
INPUT
AGC
Mux
SD
➁
OSC2
OSC1
(CLK)
Oscillator
and
Clock
Circuit
To All Chip Clocks
Energy
Detection
➀
MT3170B/71B and MT337xB only.
➁
MT3270B/71B and MT337xB only.
➂
MT3x71B only.
Figure 1 - Functional Block Diagram
1
Zarlink Semiconductor Inc.
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright 1995-2007, Zarlink Semiconductor Inc. All Rights Reserved.
MT3170B/71B, MT3270B/71B, MT3370B/71B
Description
Data Sheet
The MT3x7xB is a family of high performance DTMF receivers which decode all 16 tone pairs into a 4-bit binary
code. These devices incorporate an AGC for wide dynamic range and are suitable for end-to-end signalling. The
MT3x70B provides an early steering (ESt) logic output to indicate the detection of a DTMF signal and requires
external software guard time to validate the DTMF digit. The MT3x71B, with preset internal guard times, uses a
delay steering (DStD) logic output to indicate the detection of a valid DTMF digit. The 4-bit DTMF binary digit can be
clocked out synchronously at the serial data (SD) output. The SD pin is multiplexed with call progress detector
output. In the presence of supervisory tones, the call progress detector circuit indicates the cadence (i.e., envelope)
of the tone burst. The cadence information can then be processed by an external microcontroller to identify specific
call progress signals. The MT327xB and MT337xB can be used with a crystal or a ceramic resonator without
additional components. A power-down option is provided for the MT317xB and MT337xB.
MT3170B/71B
INPUT
PWDN
CLK
VSS
1
2
3
4
8
7
6
5
VDD INPUT
ESt/
DStD OSC2
ACK
SD
OSC1
VSS
MT3270B/71B
1
2
3
4
8
7
6
5
VDD
ESt/
DStD
ACK
SD
NC
INPUT
PWDN
OSC2
NC
OSC1
NC
NC
VSS
MT3370BS/71BS
1
2
3
4
5
6
7
8
9
18
17
16
15
14
13
12
11
10
VDD
NC
NC
ESt/DStD
NC
ACK
NC
SD
NC
NC
NC
INPUT
PWDN
NC
OSC2
OSC1
VSS
NC
NC
MT3370BN/71BN
1
2
3
4
5
6
7
8
9
10
20 PIN SSOP
20
19
18
17
16
15
14
13
12
11
NC
NC
VDD
NC
ESt/DStD
NC
ACK
SD
NC
NC
8 PIN PLASTIC DIP
18 PIN PLASTIC SOIC
Figure 2 - Pin Connections
Pin Description
Pin #
337xBN
3
6
7
337xBS
2
4
6
327xB
1
2
3
317xB
1
-
3
Name
INPUT
OSC2
OSC1
(CLK)
Description
DTMF/CP Input.
Input signal must be AC coupled via
capacitor.
Oscillator Output.
Oscillator/Clock Input.
This pin can either be driven by:
1) an external digital clock with defined input logic levels.
OSC2 should be left open.
2) connecting a crystal or ceramic resonator between
OSC1 and OSC2 pins.
Ground.
(0V)
Serial Data/Call Progress Output.
This pin serves the dual
function of being the serial data output when clock pulses are
applied after validation of DTMF signal, and also indicates
the cadence of call progress input. As DTMF signal lies in
the same frequency band as call progress signal, this pin
may toggle for DTMF input. The SD pin is at logic low in
powerdown state.
8
13
9
11
4
5
4
5
V
SS
SD
2
Zarlink Semiconductor Inc.
MT3170B/71B, MT3270B/71B, MT3370B/71B
Pin Description
Pin #
337xBN
14
337xBS
13
327xB
6
317xB
6
Name
ACK
Description
Data Sheet
Acknowledge Pulse Input.
After ESt or DStD is high,
applying a sequence of four pulses on this pin will then shift
out four bits on the SD pin, representing the decoded DTMF
digit. The rising edge of the first clock is used to latch the 4-
bit data prior to shifting. This pin is pulled down internally.
The idle state of the ACK signal should be low.
Early Steering Output.
A logic high on ESt indicates that a
DTMF signal is present. ESt is at logic low in powerdown
state.
Delayed Steering Output.
A logic high on DStD indicates
that a valid DTMF digit has been detected. DStD is at logic
low in powerdown state.
Positive Power Supply (5 V Typ.)
Performance of the
device can be optimized by minimizing noise on the supply
rails. Decoupling capacitors across V
DD
and V
SS
are
therefore recommended.
No Connection.
Pin is unconnected internally.
16
15
7
7
ESt
(MT3x70B)
DStD
(MT3x71B)
18
18
8
8
V
DD
1,2,5,9,
1,5,7,8,
10,11,12, 10, 12,
15,17,19,20 14,16,
17
4
3
-
-
NC
-
2
PWDN
Power Down Input.
A logic high on this pin will power down
the device to reduce power consumption. This pin is pulled
down internally and can be left open if not used. ACK pin
should be at logic ’0’ to power down device.
Summary of MT3x70/71B Product Family
Device
Type
MT3170B
MT3171B
MT3270B
MT3271B
MT3370B
MT3371B
8 Pin
√
√
√
√
√
√
√
√
√
√
18 Pin
20 Pin
PWDN
√
√
√
√
√
√
2 Pin
OSC
Ext
CLK
√
√
√
√
√
√
√
√
√
√
ESt
√
√
DStD
Change Summary
The following table summarizes the changes from the August 2006 issue.
Page
2
2
Item
Figure 2
“Pin Description“
Description
Added ordering codes to Pin Connection diagram.
Added 20 pin description to the table.
3
Zarlink Semiconductor Inc.
MT3170B/71B, MT3270B/71B, MT3370B/71B
Functional Description
Data Sheet
The MT3x7xBs are high performance and low power consumption DTMF receivers. These devices provide wide
dynamic range DTMF detection and a serial decoded data output. These devices also incorporate an energy
detection circuit. An input voiceband signal is applied to the devices via a series decoupling capacitor. Following the
unity gain buffering, the signal enters the AGC circuit followed by an anti-aliasing filter. The bandlimited output is
routed to a dial tone filter stage and to the input of the energy detection circuit. A bandsplit filter is then used to
separate the input DTMF signal into high and low group tones. The high group and low group tones are then
verified and decoded by the internal frequency counting and DTMF detection circuitry. Following the detection
stage, the valid DTMF digit is translated to a 4-bit binary code (via an internal look-up ROM). Data bits can then be
shifted out serially by applying external clock pulses.
Automatic Gain Control (AGC) Circuit
As the device operates on a single power supply, the input signal is biased internally at approximately VDD/2. With
large input signal amplitude (between 0 and approximately -30 dBm for each tone of the composite signal), the
AGC is activated to prevent the input signal from being clipped. At low input level, the AGC remains inactive and the
input signal is passed directly to the hardware DTMF detection algorithm and to the energy detection circuit.
Filter and Decoder Section
The signal entering the DTMF detection circuitry is filtered by a notch filter at 350 and 440 Hz for dial tone rejection.
The composite dual-tone signal is further split into its individual high and low frequency components by two 6
th
order switched capacitor bandpass filters. The high group and low group tones are then smoothed by separate
output filters and squared by high gain limiting comparators. The resulting squarewave signals are applied to a
digital detection circuit where an averaging algorithm is employed to determine the valid DTMF signal. For
MT3x70B, upon recognition of a valid frequency from each tone group, the early steering (ESt) output will go high,
indicating that a DTMF tone has been detected. Any subsequent loss of DTMF signal condition will cause the ESt
pin to go low. For MT3x71B, an internal delayed steering counter validates the early steering signal after a
predetermined guard time which requires no external components. The delayed steering (DStD) will go high only
when the validation period has elapsed. Once the DStD output is high, the subsequent loss of early steering signal
due to DTMF signal dropout will activate the internal counter for a validation of tone absent guard time. The DStD
output will go low only after this validation period.
Energy Detection
The output signal from the AGC circuit is also applied to the energy detection circuit. The detection circuit consists
of a threshold comparator and an active integrator. When the signal level is above the threshold of the internal
comparator (-35 dBm), the energy detector produces an energy present indication on the SD output. The integrator
ensures the SD output will remain at high even though the input signal is changing. When the input signal is
removed, the SD output will go low following the integrator decay time. Short decay time enables the signal
envelope (or cadence) to be generated at the SD output. An external microcontroller can monitor this output for
specific call progress signals. Since presence of speech and DTMF signals (above the threshold limit) can cause
the SD output to toggle, both ESt (DStD) and SD outputs should be monitored to ensure correct signal identification.
As the energy detector is multiplexed with the digital serial data output at the SD pin, the detector output is selected
at all times except during the time between the rising edge of the first pulse and the falling edge of the fourth pulse
applied at the ACK pin.
Serial Data (SD) Output
When a valid DTMF signal burst is present, ESt or DStD will go high. The application of four clock pulses on the
ACK pin will provide a 4-bit serial binary code representing the decoded DTMF digit on the SD pin output. The rising
edge of the first pulse applied on the ACK pin latches and shifts the least significant bit of the decoded digit on the
SD pin. The next three pulses on ACK pin will shift the remaining latched bits in a serial format (see Figure 5). If less
than four pulses are applied to the ACK pin, new data cannot be latched even though ESt/DStD can be valid. Clock
pulses should be applied to clock out any remaining data bits to resume normal operation. Any transitions in excess
4
Zarlink Semiconductor Inc.
MT3170B/71B, MT3270B/71B, MT3370B/71B
Data Sheet
of four pulses will be ignored until the next rising edge of the ESt/DStD. ACK should idle at logic low. The 4-bit
binary representing all 16 standard DTMF digits are shown in Table 1.
F
LOW
F
HIGH
DIGIT
b
3
b
2
b
1
b
0
697
697
697
770
770
770
852
852
852
941
941
941
697
770
852
941
1209
1336
1477
1209
1336
1477
1209
1336
1477
1336
1209
1477
1633
1633
1633
1633
1
2
3
4
5
6
7
8
9
0
*
#
A
B
C
D
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
0= LOGIC LOW, 1= LOGIC HIGH
Table 1 - Serial Decode Bit Table
Note:
b0=LSB of decoded DTMF digit and shifted out first.
Powerdown Mode (MT317xB/337xB)
The MT317xB/337xB devices offer a powerdown function to preserve power consumption when the device is not in
use. A logic high can be applied at the PWDN pin to place the device in powerdown mode. The ACK pin should be
kept at logic low to avoid undefined ESt/DStD and SD outputs (see Table 2).
ACK (input)
low
low
high
high
+
PWDN (input)
low
high
+
low
high
ESt/DStD (output)
Refer to Fig. 4 for
timing waveforms
low
low
undefined
Table 2 - Powerdown Mode
SD (output)
Refer to Fig. 4 for
timing waveforms
low
undefined
undefined
MT317xB/337xB
status
normal operation
powerdown mode
undefined
undefined
=enters powerdown mode on the rising edge.
5
Zarlink Semiconductor Inc.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
