电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HBD040ZED-AT1V

产品描述DC-DC Regulated Power Supply Module, 2 Output, 60W, Hybrid
产品类别电源/电源管理    电源电路   
文件大小94KB,共3页
制造商BEL(百富电子)
官网地址http://www.belfuse.com
下载文档 详细参数 全文预览

HBD040ZED-AT1V概述

DC-DC Regulated Power Supply Module, 2 Output, 60W, Hybrid

HBD040ZED-AT1V规格参数

参数名称属性值
Brand NamePower-One
是否无铅含铅
是否Rohs认证不符合
厂商名称BEL(百富电子)
包装说明,
Reach Compliance Codecompliant
ECCN代码EAR99
其他特性ADDITIONAL OUTPUT OF 2.5V AVAILABLE
模拟集成电路 - 其他类型DC-DC REGULATED POWER SUPPLY MODULE
最大输入电压75 V
最小输入电压34 V
标称输入电压48 V
JESD-30 代码R-XDMA-P10
JESD-609代码e0
最大负载调整率0.5%
功能数量1
输出次数2
端子数量10
最高工作温度100 °C
最低工作温度-40 °C
最大输出电压3.63 V
最小输出电压2.97 V
标称输出电压3.3 V
封装主体材料UNSPECIFIED
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
峰值回流温度(摄氏度)NOT SPECIFIED
认证状态Not Qualified
表面贴装NO
技术HYBRID
温度等级INDUSTRIAL
端子面层TIN LEAD
端子形式PIN/PEG
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED
最大总功率输出60 W
微调/可调输出YES

文档预览

下载PDF文档
(888) IPD-CONVerters
q
(888) 473-2668
q
www.ipdconverters.com
HBD SERIES - DUAL OUTPUT, 60 WATT
DESCRIPTION
HBD dual output, DC/DC converters feature high
efficiency, 1500 VDC isolation, and open-frame
packaging. The HBD family allows board designers
to deliver any combination of power from
either output, up to each model’s maximum rating.
The HBD is available in 5V/3.3V or 3.3V/2.5V
combinations in either a 24V or 48V input version. The
HBD uses planar magnetics and has an MTBF of over a
million hours.
FEATURES
Independent Dual Outputs • Independent Trim
Flexible Load Sharing
For Each Output
High Efficiency Topology • 1500V Isolation
Open-Frame Design
• 100°C Baseplate
Planar Magnetics
Operation
Efficiency vs. Load (24V Input)
85
80
EFFICIENCY %
75
HBD060YGE-A
70
65
60
EFF. (18V)
EFF. (24V)
EFF. (36V)
TECHNICAL SPECIFICATIONS
Input
Voltage Range
24 VDC Nominal
48 VDC Nominal
Reflected Ripple
Input Reverse Voltage Protection
Output
Setpoint Accuracy
Line Regulation V
in
Min. - V
in
Max., I
out
Rated, Output 1
Line Regulation V
in
Min. - V
in
Max., I
out
Rated, Output 2
Load Regulation I
out
Min. - I
out
Max., V
in
Nom., Output 1
Load Regulation I
out
Min. - I
out
Max., V
in
Nom., Output2
Minimum Output Current
Dynamic Regulation, Loadstep
Pk Deviation
Settling Time
Voltage Trim Range (5V/3.3V Units)
Power Limit Threshold Range, % of I
out
Rated
OVP Trip Range (Main Ouput)
General
Turn-On Time
Remote Shutdown
Switching Frequency
Isolation
Input - Output
Input - Case
Output - Case
Temperature Coefficient
Case Temperature
Operating Range
Storage Range
Thermal Shutdown Range
Humidity Max., Non-Condensing
Vibration, 3 Axes, 5 Min Each
MTBF† (Bellcore TR-NWT-000332)
Safety
Weight (approx.)
10 ms
Positive Logic
500 kHz
1500 VDC
1050 VDC
500 VDC
0.03%/°C
-40 To +100°C
-40 To +125°C
105 To 115°C
95%
5g
1.3 x 10
6
Hrs
UL, CUL, VDE
2.4 oz
±1%
0.2% V
out
1.0% V
out
0.5% V
out
1.0% V
out
10% I
out
Rated
25% I
out
4% V
out
500
µ
s
±10%
110 - 140%
115 - 140% V
out
Nom.
18.00 - 36.00 VDC
34.00 - 75.00 VDC
80 mA
Shunt Diode
10
20
30
40
50
60
70
80
90
100
LOAD %
Efficiency vs. Load (48V Input)
85
80
75
EFFICIENCY %
70
HBD060ZGE-A
65
HBD040ZGE-A
60
55
50
10
20
30
40
50
60
HBD040ZED-A
70
80
90
100
LOAD %
Notes
1
For negative logic, add suffix “N” to model number.
MTBF predictions may vary slightly from model to model.
Specifications typically at 25°C, normal line, and full load, unless otherwise
stated.
Soldering Conditions: I/O pins, 260°C, ten seconds; fully compatible with
commercial wave-soldering equipment.
Safety: Agency approvals may vary from model to model. Please consult factory
for specific model information.
Units are water-washable and fully compatible with commercial spray or
immersion post wave-solder washing equipment.
1
const
void LCD_DisplayString_F (char row, char column ,const unsigned char *string) { LCD_Cursor (row, column); string++; // while (*string) LCD_DisplayCharacter (*string++); ......
波盾屏蔽 嵌入式系统
特权老师FPGA读写SDRAM程序学习
各位大神,最近在学习SDRAM的读写。从特权老师的FPGA读写SDRAM程序入手,结合小墨同学写的帖子,也算是看会了一点皮毛,无奈自己太笨,而且又是刚刚上手,有一段关于PLL的复位程序看不懂。dat ......
siyu FPGA/CPLD
DRV8412DDWEVM+3D PCB+实物+手工打造散热片
本帖最后由 hhxianzi 于 2014-10-12 20:42 编辑 最近不是很忙,整理物品时发现有些TI给的样片还没有测试过,于是便想把它们都用起来,闲置也是一种浪费。这样就有了下面的内容: 大家先看看 ......
hhxianzi PCB设计
GD32E231学习1:下载LED闪灯程序
本帖最后由 wudianjun2001 于 2019-4-27 17:22 编辑 昨天收到板子的,今天早上起来就把好久不用的烙铁拿出来,先把板子上的排针都焊接好,后续的杜邦线用起来就方便了。 MDK用的是5.25 ......
wudianjun2001 GD32 MCU
2440init.s
;5.为了减少PLL的lock time, 调整LOCKTIME寄存器. ;To reduce PLL lock time, adjust the LOCKTIME register. ldr r0,=LOCKTIME ldr r1,=0xffffff;reset的默认值 str r1, s3c2440的datas ......
20043061 嵌入式系统
u-boot_smdkv210 分析一:源码目录结构
u-boot_smdkv210 分析一:源码目录结构1.board 本目录存放与已有开发板相关的文件。每种开发板有一个子目录,子目录仅存放与开发板相关的c文件和配置文件,不包含开发板CPU架构通用的实现文件 ......
Wince.Android Linux开发

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2090  2544  1104  667  1372  28  55  38  42  3 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved