电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HYMD264726A8-H

产品描述DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184
产品类别存储    存储   
文件大小263KB,共16页
制造商SK Hynix(海力士)
官网地址http://www.hynix.com/eng/
下载文档 详细参数 选型对比 全文预览

HYMD264726A8-H概述

DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184

HYMD264726A8-H规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称SK Hynix(海力士)
零件包装代码DIMM
包装说明DIMM, DIMM184
针数184
Reach Compliance Codeunknown
ECCN代码EAR99
访问模式DUAL BANK PAGE BURST
最长访问时间0.75 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)133 MHz
I/O 类型COMMON
JESD-30 代码R-XDMA-N184
内存密度4831838208 bit
内存集成电路类型DDR DRAM MODULE
内存宽度72
功能数量1
端口数量1
端子数量184
字数67108864 words
字数代码64000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织64MX72
输出特性3-STATE
封装主体材料UNSPECIFIED
封装代码DIMM
封装等效代码DIMM184
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
峰值回流温度(摄氏度)NOT SPECIFIED
电源2.5 V
认证状态Not Qualified
刷新周期8192
自我刷新YES
最大待机电流0.36 A
最大压摆率3.195 mA
最大供电电压 (Vsup)2.7 V
最小供电电压 (Vsup)2.3 V
标称供电电压 (Vsup)2.5 V
表面贴装NO
技术CMOS
温度等级COMMERCIAL
端子形式NO LEAD
端子节距1.27 mm
端子位置DUAL
处于峰值回流温度下的最长时间NOT SPECIFIED

文档预览

下载PDF文档
64Mx72 bits
Unbuffered DDR SDRAM DIMM
HYMD264726A(L)8-M/K/H/L
DESCRIPTION
Hynix HYMD264726A(L)8-M/K/H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line
Memory Modules (DIMMs) which are organized as 64Mx72 high-speed memory arrays. Hynix HYMD264726A(L)8-M/K/
H/L series consists of eighteen 32Mx8 DDR SDRAM in 400mil TSOP II packages on a 184pin glass-epoxy substrate.
Hynix HYMD264726A(L)8-M/K/H/L series provide a high performance 8-byte interface in 5.25" width form factor of
industry standard. It is suitable for easy interchange and addition.
Hynix HYMD264726A(L)8-M/K/H/L series is designed for high speed of up to 133MHz and offers fully synchronous
operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control
inputs are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on
both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high
bandwidth. All input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable
latencies and burst lengths allow variety of device operation in high performance memory system.
Hynix HYMD264726A(L)8-M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function is
implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to identify
DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.
FEATURES
512MB (64M x 72) Unbuffered DDR DIMM based on
32Mx8 DDR SDRAM
JEDEC Standard 184-pin dual in-line memory module
(DIMM)
Error Check Correction (ECC) Capability
2.5V +/- 0.2V VDD and VDDQ Power supply
All inputs and outputs are compatible with SSTL_2
interface
Fully differential clock operations (CK & /CK) with
100MHz/125MHz/133MHz
All addresses and control inputs except Data, Data
strobes and Data masks latched on the rising edges
of the clock
Data(DQ), Data strobes and Write masks latched on
both rising and falling edges of the clock
Data inputs on DQS centers when write (centered
DQ)
Data strobes synchronized with output data for read
and input data for write
Programmable CAS Latency 2 / 2.5 supported
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
tRAS Lock-out function supported
Internal four bank operations with single pulsed RAS
Auto refresh and self refresh supported
8192refresh cycles / 64ms
ORDERING INFORMATION
Part No.
HYMD264726A(L)8-M
HYMD264726A(L)8-K
HYMD264726A(L)8-H
HYMD264726A(L)8-L
V
DD
=2.5V
V
DDQ
=2.5V
Power Supply
Clock Frequency
133MHz (*DDR266:2-2-2)
133MHz (*DDR266A)
133MHz (*DDR266B)
100MHz (*DDR200)
Interface
Form Factor
SSTL_2
184pin Unbuffered DIMM
5.25 x 1.25 x 0.15 inch
* JEDEC Defined Specifications compliant
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 0.2/May. 02
1

HYMD264726A8-H相似产品对比

HYMD264726A8-H HYMD264726AL8-K HYMD264726A8-M HYMD264726AL8-M HYMD264726AL8-H HYMD264726A8-L HYMD264726AL8-L
描述 DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184 DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184 DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184 DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184 DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184 DDR DRAM Module, 64MX72, 0.8ns, CMOS, DIMM-184 DDR DRAM Module, 64MX72, 0.8ns, CMOS, DIMM-184
零件包装代码 DIMM DIMM DIMM DIMM DIMM DIMM DIMM
包装说明 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184 DIMM, DIMM184
针数 184 184 184 184 184 184 184
Reach Compliance Code unknown compliant unknown compliant compliant unknown compliant
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST DUAL BANK PAGE BURST
最长访问时间 0.75 ns 0.75 ns 0.75 ns 0.75 ns 0.75 ns 0.8 ns 0.8 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz 125 MHz 125 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 代码 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184
内存密度 4831838208 bit 4831838208 bit 4831838208 bit 4831838208 bit 4831838208 bit 4831838208 bit 4831838208 bit
内存集成电路类型 DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE
内存宽度 72 72 72 72 72 72 72
功能数量 1 1 1 1 1 1 1
端口数量 1 1 1 1 1 1 1
端子数量 184 184 184 184 184 184 184
字数 67108864 words 67108864 words 67108864 words 67108864 words 67108864 words 67108864 words 67108864 words
字数代码 64000000 64000000 64000000 64000000 64000000 64000000 64000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 64MX72 64MX72 64MX72 64MX72 64MX72 64MX72 64MX72
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
封装代码 DIMM DIMM DIMM DIMM DIMM DIMM DIMM
封装等效代码 DIMM184 DIMM184 DIMM184 DIMM184 DIMM184 DIMM184 DIMM184
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
电源 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 8192 8192 8192 8192 8192 8192 8192
自我刷新 YES YES YES YES YES YES YES
最大待机电流 0.36 A 0.36 A 0.36 A 0.36 A 0.36 A 0.36 A 0.36 A
最大压摆率 3.195 mA 3.195 mA 3.375 mA 3.375 mA 3.195 mA 2.97 mA 2.97 mA
最大供电电压 (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
最小供电电压 (Vsup) 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V
标称供电电压 (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
表面贴装 NO NO NO NO NO NO NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
端子节距 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Base Number Matches - 1 1 1 1 1 1
DIY示波器问题集锦(Q&A )
Q:DIY示波器功能指标公布一下。 A:60M采样、单通道、20M的测量、有电平触发方式、9V电源供电、上升时间,垂直灵敏度这个还要等到调采样板的时候再确定,大多采用无线电的方案,在设计的时候尽 ......
admin DIY/开源硬件专区
门铃方面的问题
各位朋友,你们好!第一次来这里.很高兴和你们一起讨论问题,在这里我有个简单的问题向你们请教..... 是这么回事:我家和隔壁邻居2家共同在过道上安了一扇防盗门,这盗门距离家里的门有7米远左右. ......
zhangleimb 工业自动化与控制
FAQ:汽车网络安全 |Microchip 安全解决方案系列研讨会 第10场
直播主题: 汽车网络安全 |Microchip 安全解决方案系列研讨会 第10场 内容简介: 随着车内网络在规模和复杂性方面的不断发展,越来越多的节点会连接到CAN FD网络,这也给黑客增加了潜在 ......
EEWORLD社区 汽车电子
RTL图显示5‘NC
ad_out和data_in在RTL图上出现5‘NC是什么原因?求大神详解 ...
小二红 FPGA/CPLD
泪奔了啊。。LM3S8962在Keil里无法Download
先简单说一下调试环境,win7系统,LM3S8962的cd是最新版的,各种驱动都安装完毕了,用Keil编译标程Hello,World正常,但是一点击Download,虽然显示 Erase Done,Programming Done,Verify OK,但 ......
timcuer 微控制器 MCU
PCB设计如何设置自动布线?
  1.设置安全间距(Clearance Constraint):定义同一个工作层面上两个图元之间的最小间距,例如焊盘(Pad)和走线(Track)之间的间距。可以双击它或者单击按钮 Properties进入安全间距参数设置对话 ......
ESD技术咨询 PCB设计

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2079  520  1187  2415  741  42  11  24  49  15 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved