D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
NCP1510A
Up to 500 mA, High
Efficiency Synchronous
Step−Down DC−DC Converter
in Chip Scale Package
The NCP1510A step−down PWM DC−DC converter is optimized
for portable applications powered from 1−cell Li−ion or 3−cell
Alkaline/NiCd/NiMH batteries. This DC−DC converter utilizes a
current−mode control architecture for easy compensation and better
line regulation. It also uses synchronous rectification to increase
efficiency and reduce external part count. The NCP1510A optimizes
efficiency in light load conditions when switched from a normal
PWM mode to a “pulsed switching” mode. The device also has a
built−in oscillator for the PWM circuitry, or it can be synchronized to
an external 500 kHz to 1000 kHz clock signal. Finally, it includes an
integrated soft−start, cycle−by−cycle current limiting, and thermal
shutdown protection. The NCP1510A is available in a space saving,
9 pin chip scale package.
Features
http://onsemi.com
9 PIN
MICRO BUMP
FC SUFFIX
CASE 499AC
= Specific Device Code
= Assembly Location
= Year
= Work Week
MARKING
DIAGRAM
DBB
AYWW
A1
A1
DBB
A
Y
WW
PIN CONNECTIONS
A1
A2
A3
B1
B2
B3
C1
C2
C3
Pin: A1.
−
GNDP
A2.
−
LX
A3.
−
VCC
B1.
−
SYNC
B2.
−
GNDA
B3.
−
FB
C1.
−
SHD
C2.
−
CB1
C3.
−
CB0
•
High Efficiency:
•
•
•
•
•
•
•
•
•
•
•
•
•
92.5% for 1.8 V Output at 3.6 V Input and 125 mA Load Current
91.5% for 1.8 V Output at 3.6 V Input and 300 mA Load Current
Digital Programmable Output Voltages: 1.05, 1.35, 1.57 or 1.8 V
Output Current up to 500 mA at V
in
= 3.6 V
Low Quiescent Current of 14
mA
in Pulsed Switching Mode
Low 0.1
mA
Shutdown Current
−30°C
to 85°C Operation Temperature
Ceramic Input/Output Capacitor
9 Pin Chip Scale Package
Pb−Free Package is Available
Cellular Phones, Smart Phones and PDAs
Digital Still Cameras
MP3 Players and Portable Audio Systems
Wireless and DSL Modems
Portable Equipment
A3
C
in
10
mF
C1
B1
VCC
SHD
SYNC
LX
FB
A2
B3
C2
6.8
mH
(Bottom View)
ORDERING INFORMATION
Device
NCP1510AFCT1
Package
Shipping†
Micro Bump 3000 Tape & Reel
Applications
NCP1510AFCT1G Micro Bump 3000 Tape & Reel
(Pb−Free)
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
Pulsed Mode
PWM Mode
100
90
80
EFFICIENCY (%)
V
in
2.5 V
−
5.2 V
70
60
50
40
30
20
10
0
0.1
1
10
V
out
C
out
22
mF
CB1
CB0 and CB1
C3
Control Input
CB0
GNDA GNDP
B2
A1
V
in
= 3.6 V
V
out
= 1.8 V
T
A
= 25°C
100
1000
I
out
(mA)
Figure 1. Typical Application Circuit
Figure 2. PWM versus Pulse Efficiency Comparison
©
Semiconductor Components Industries, LLC, 2006
July, 2006
−
Rev. 3
1
Publication Order Number:
NCP1510A/D
NCP1510A
ISENS
COMPENSATION
RAMP
−
CMP
+
SENFET
ISENS
VCC
FB
−
OA
+
+
ILIM
CMP
−
DVR
Q1
DAMPING
SWITCHING
CONTROL
LX
PWM
−
CMP
+
GNDA
CB0
CB1
−
CMP
+
OVP
PM
FB
ZCL
CONTROL
BLOCK
(PWM,PM)
−
CMP
+
Q2
DVR
SELECT
LOGIC
BANDGAP
REFERENCE
AND SOFT
START
ENABLE
DETECT
THERMAL
SHUTDOWN
GNDP
SHD
MODE SELECTION
SYNC DETECT
AND
TIMING BLOCK
SYNC
Figure 3. Simplified Block Diagram
PIN FUNCTION DESCRIPTION
Pin No.
A1
A2
A3
B1
Symbol
GNDP
LX
V
CC
SYNC
Type
Power Ground
Analog Output
Analog Input
Analog Input
Description
Ground Connection for the NFET Power Stage.
Connection from Power Pass Elements to the Inductor.
Power Supply Input for Power and Analog V
CC
.
Synchronization input for the PWM converter. If a clock signal is present, the converter
uses the rising edge for the turn on. If this pin is low, the converter is in the Pulsed mode.
If this pin is high, the converter uses the internal oscillator for the PWM mode. This pin
contains an internal pull down resistor.
Ground connection for the Analog Section of the IC. This is the GND for the FB, Ref,
Sync, CB, and SHD pins.
Feedback Voltage from the Output of the Power Supply.
Enable for Switching Regulator. This Pin is Active High to enable the NCP1510A. The
SHD Pin has an internal pull down resistor to force the converter off if this pin is not
connected to the external circuit.
Selects V
out
. This pin contains an internal pull up resistor.
Selects V
out
. This pin contains an internal pull down resistor.
B2
B3
C1
GNDA
FB
SHD
Analog Ground
Analog Input
Analog Input
C2
C3
CB1
CB0
Analog Input
Analog Input
http://onsemi.com
2
NCP1510A
MAXIMUM RATINGS
Rating
Maximum Voltage All Pins
Maximum Operating Voltage All Pins
Thermal Resistance, Junction−to−Air (Note 1)
Operating Ambient Temperature Range
ESD Withstand Voltage
Moisture Sensitivity
Storage Temperature Range
Junction Operating Temperature
Human Body Model (Note 2)
Machine Model (Note 2)
Symbol
V
max
V
max
R
qJA
T
A
V
ESD
MSL
T
stg
T
J
Value
5.5
5.2
159
−30
to 85
> 2500
> 150
Level 1
−55
to 150
−30
to 125
°C
°C
Unit
V
V
°C/W
°C
V
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. For the 9−Pin Micro Bump package, the R
qJA
is highly dependent of the PCB heatsink area. R
qJA
= 159°C/W with 50 mm
2
PCB heatsink area.
2. This device series contains ESD protection and exceeds the following tests:
Human Body Model, 100 pF discharge through a 1.5 kW following specification JESD22/A114.
Machine Model, 200 pF discharged through all pins following specification JESD22/A115.
Latchup as per JESD78 Class II: > 100 mA.
http://onsemi.com
3
NCP1510A
ELECTRICAL CHARACTERISTICS
(V
in
= 3.6 V, Vo = 1.57 V, T
A
= 25°C, Fsyn = 600 kHz 50% Duty Cycle square wave for PWM
Characteristic
V
CC
Pin
Quiescent Current of Sync Mode, I
out
= 0 mA
Quiescent Current of PWM Mode, I
out
= 0 mA
Quiescent Current of Pulsed Mode, I
out
= 0 mA
Quiescent Current, SHD Low
Input Voltage Range (Note 3)
Sync Pin
Input Voltage
Frequency Operational Range
Minimum Synchronization Pulse Width
Maximum Synchronization Pulse Width
SYNC “H” Voltage Threshold
SYNC “L” Voltage Threshold
SYNC “H” Input Current, Vsync = 3.6 V
SYNC “L” Input Current, Vsync = 0 V
Output Level Selection Pins
Input Voltage
CB0, CB1 “H” Voltage Threshold
CB0, CB1 “L” Voltage Threshold
CB0 “H” Input Current, CB = 3.6 V
CB0 “L” Input Current, CB = 0 V
CB1 “H” Input Current, CB = 3.6 V
CB1 “L” Input Current, CB = 0 V
Shutdown Pin
Input Voltage
SHD “H” Voltage Threshold
SHD “L” Voltage Threshold
SHD “H” Input Current, SHD = 3.6 V
SHD “L” Input Current, SHD = 0 V
Feedback Pin
Input Voltage
Input Current, Vfb = 1.57 V
Vfb
Ifb
−0.3
−
−
5.0
Vcc + 0.3
7.5
V
mA
Vshd
Vshd h
Vshd l
Ishd h
Ishd l
−0.3
−
400
−
−0.5
−
920
830
2.2
−
Vcc + 0.3
1200
−
−
−
V
mV
mV
mA
mA
Vcb
Vcb h
Vcb l
Icb0 h
Icb0 l
Icb1 h
Icb1 l
−0.3
−
400
−
−0.5
−
−
−
920
830
2.2
−
0.3
−2.2
Vcc + 0.3
1200
−
−
−
1.0
−
V
mV
mV
mA
mA
mA
mA
Vsync
Fsync
Dcsync Min
Dcsync Max
Vsynch
Vsyncl
Isynch
Isyncl
−0.3
500
−
−
−
400
−
−0.5
−
600
30
70
920
830
2.2
−
Vcc + 0.3
1000
−
−
1200
−
−
−
V
kHz
%
%
mV
mV
mA
mA
Iq PWM
Iq PWM
Iq Pulsed
Iq Off
V
in
−
−
−
−
2.5
175
185
14
0.1
−
−
−
−
0.5
5.2
mA
mA
mA
mA
V
Symbol
Min
Typ
Max
Unit
mode; T
A
= –30 to 85°C for Min/Max values, unless otherwise noted.
3. Recommended maximum input voltage is 5 V when the device frequency is synchronized with an external clock signal.
http://onsemi.com
4