电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MD2FLDL-TTL-45G

产品描述Active Delay Line, 2-Func, 1-Tap, True Output, TTL, GULL WING, MODULE-8/6
产品类别逻辑    逻辑   
文件大小43KB,共1页
制造商Engineered Components Co
下载文档 详细参数 全文预览

MD2FLDL-TTL-45G概述

Active Delay Line, 2-Func, 1-Tap, True Output, TTL, GULL WING, MODULE-8/6

MD2FLDL-TTL-45G规格参数

参数名称属性值
厂商名称Engineered Components Co
零件包装代码SOIC
包装说明SOP, GWDIP6/8,.5
针数6
Reach Compliance Codeunknown
其他特性TYP. ICC = 60MA; MAX FAN OUT OF 10 STTL LOAD PER OUTPUT; INTERNAL TERMINATION
系列F
JESD-30 代码R-XDSO-G6
长度12.7 mm
逻辑集成电路类型ACTIVE DELAY LINE
功能数量2
抽头/阶步数1
端子数量6
最高工作温度70 °C
最低工作温度
输出极性TRUE
封装主体材料UNSPECIFIED
封装代码SOP
封装等效代码GWDIP6/8,.5
封装形状RECTANGULAR
封装形式SMALL OUTLINE
电源5 V
可编程延迟线NO
Prop。Delay @ Nom-Sup47 ns
认证状态Not Qualified
座面最大高度7.239 mm
最大供电电压 (Vsup)5.25 V
最小供电电压 (Vsup)4.75 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术TTL
温度等级COMMERCIAL
端子形式GULL WING
端子节距2.54 mm
端子位置DUAL
总延迟标称(td)45 ns
宽度10.795 mm

文档预览

下载PDF文档
Mini DIP Multiple (2) FAST TTL Logic Delay Line
The Mini DIP Multiple (2) FAST TTL Logic Delay Lines manufactured by Engineered Components Company are designed
to provide an output waveform that reproduces the input waveform after a set amount of delay time has elapsed. These
delay lines are non-inverting. The delay times are calibrated to the listed tolerances on the rising edge delays. Each
module consists of 2 separate delay lines, each isolated and individually buffered.
The MTBF on these modules, when calculated per MIL-HDBK-217, for a 50 deg.C ground fixed environment and with
50VDC applied, is in excess of 1.5 million hours. The temperature coefficient of delay is less than 1200 ppm/deg.C
over the operating temperature range of 0 to +70 deg. C.
The module is provided in an 8-pin Mini DIP package, fully encapsulated in epoxy resin and is housed in a Diallyl
Phthalate case, blue in color. The case marking is applied by silkscreen using white epoxy paint. The 6 copper leads
are tin-lead plated and meet the solderability requirements of MIL-STD-202, Method 208.
MECHANICAL DIAGRAM
Thru-Hole (F Suffix)
.150 TYP.
.300
.534 TYP.
Gull-Wing (G Suffix)
.450 TYP.
J-Lead (J Suffix)
.060 TYP.
+/-.020
.130
.150
TYP.
.020 DIA. TYP.
.100 TYP.
.020 TYP.
.150 TYP.
.100 TYP.
MADE IN USA
.010 TYP.
.010 TYP.
.150 TYP.
.020 TYP.
.100 TYP.
.030
.030
.030
DATE CODE
V O1
O2
V O1
DATE CODE
O2
V O1
.400
MD2FLDL-
TTL-10F
IN1
IN2 C
Top view
.425
MD2FLDL-
TTL-10G
IN1
IN2 C
Top view
.425
.500
.500
Product Selection Table
(Add Suffixes for Lead designation, F, G, or J)
Product Selection Table (Cont.)
(Add Suffixes for Lead designation, F, G, or J)
Operating Specifications:
All measurements made at 25 deg. C
All measurements made with Vcc = +5VDC
All measurements made with (1) FAST TTL output load
Operating Temperature: 0 to +70 deg. C
Storage Temperature: -55 to +125 deg. C
Vcc Supply Voltage: 4.75 to 5.25VDC
Vcc Supply Current:
Constant “0” in = 60mA typical
Constant “1” in = 5mA typical
Logic “High” Input:
Voltage: 2.0VDC min. ; Vcc max.
Current: 2.7VDC = 20uA max. ; 5.5VDC = 1mA max.
Logic “Low” Input:
Voltage: 0.8 VDC max.
Current: -0.6mA max.
Logic “High” Voltage Out: 2.7VDC min.
Logic “Low” Voltage Out: 0.5VDC max.
Part
Output Delay and
Number
Tolerance (in ns)
MD2FLDL-TTL-5
5.0+/-0.5
MD2FLDL-TTL-6
6.0+/-0.5
MD2FLDL-TTL-7
7.0+/-0.5
MD2FLDL-TTL-8
8.0+/-0.5
MD2FLDL-TTL-9
9.0+/-0.5
MD2FLDL-TTL-10
10.0+/-0.5
MD2FLDL-TTL-11
11.0+/-0.8
MD2FLDL-TTL-12
12.0+/-0.8
MD2FLDL-TTL-13
13.0+/-0.8
MD2FLDL-TTL-14
14.0+/-0.8
MD2FLDL-TTL-15
15.0+/-0.8
MD2FLDL-TTL-16
16.0+/-0.8
MD2FLDL-TTL-17
17.0+/-0.8
MD2FLDL-TTL-18
18.0+/-0.8
MD2FLDL-TTL-19
19.0+/-0.8
MD2FLDL-TTL-20
20.0+/-0.8
MD2FLDL-TTL-21
21.0+/-1.0
MD2FLDL-TTL-22
22.0+/-1.0
MD2FLDL-TTL-23
23.0+/-1.0
MD2FLDL-TTL-24
24.0+/-1.0
MD2FLDL-TTL-25
25.0+/-1.0
Part
Output Delay and
Number
Tolerance (in ns)
MD2FLDL-TTL-30
30.0+/-1.5
MD2FLDL-TTL-35
35.0+/-1.5
MD2FLDL-TTL-40
40.0+/-1.5
MD2FLDL-TTL-45
45.0+/-2.0
MD2FLDL-TTL-50
50.0+/-2.0
MD2FLDL-TTL-55
55.0+/-2.0
MD2FLDL-TTL-60
60.0+/-2.0
MD2FLDL-TTL-65
65.0+/-2.5
MD2FLDL-TTL-70
70.0+/-2.5
MD2FLDL-TTL-75
75.0+/-2.5
MD2FLDL-TTL-80
80.0+/-2.5
MD2FLDL-TTL-85
85.0+/-3.0
MD2FLDL-TTL-90
90.0+/-3.0
MD2FLDL-TTL-95
95.0+/-3.0
MD2FLDL-TTL-100 100.0+/-3.0
MD2FLDL-TTL-125 125.0+/-4.0
MD2FLDL-TTL-150 150.0+/-4.5
MD2FLDL-TTL-175 175.0+/-5.0
MD2FLDL-TTL-200 200.0+/-6.0
MD2FLDL-TTL-225 225.0+/-7.0
MD2FLDL-TTL-250 250.0+/-8.0
BLOCK DIAGRAM
V
IN1
IN2
8
1
Input
Buffer
Input
Buffer
Delay
Line
Delay
Line
3
Special modules can often be manufactured to provide for customer specific applications.
engineered components company
A Division of Cornucopia Tool & Plastics, Inc. PO Box 1915, 448 Sherwood Rd., Paso Robles CA 93447
YYWW
DATE CODE
O2
YYWW
.250
.285
MADE IN USA
MADE IN USA
.285
YYWW
MD2FLDL-
TTL-10J
IN1
IN2 C
.500
Output
Buffer
Output
Buffer
7
OUT1
OUT2
C
5
4
Phone: 805-369-0034
Fax:
805-369-0033
Web: www.ec2.com
Helper2416-42——Git@OSC使用笔记
本帖最后由 yuanlai2010 于 2014-9-12 08:37 编辑 Git@OSC使用笔记参与Helper2416开发板助学计划心得 学习Linux这么久了,终于用上了这高大上的版本控制工具了,使用的是国内的Git@OSC, ......
yuanlai2010 嵌入式系统
如今找个真正的模拟应用工程师,容易否?
本帖最后由 dontium 于 2015-1-23 13:31 编辑 感觉大家都去搞ARM、嵌入式、物联网了,如果有公司想找个模拟应用工程师,还容易么? ...
绿茶 模拟与混合信号
IIC通信问题
本帖最后由 yuluozhishang 于 2016-5-29 13:01 编辑 本人做的是基于430F149单片机和HMC5883L芯片的磁钉磁场探测,使用四个HMC5883L芯片,模拟IIC通信时地址怎么确定?可不可以模拟两次IIC? ......
yuluozhishang 微控制器 MCU
贴片封装从底层走线
各位前辈: 贴片封装的器件在PCB设计的时候如何从底层走线?谢谢! ...
1903644155 PCB设计
分享LCD JLX12864G-086基于msp430的驱动
C文件:#include #include "delay.h" void JLX12864G_086_GPIOInit(void) { LCD_SCLK_Init; LCD_SID_Init; LCD_RS_Init; LCD_RESET_Init; LCD_CS1_Init; ......
yg776 DSP 与 ARM 处理器
最近要做文件系统,支持NTFS和FAT,并用VFS做中间层,给上层提供接口。请问有没有高手区做过这样的?能不能给点提示呢?
我看了linux的做法,相当复杂啊,设计到几个层:VFS,NTFS,FAT,IO,DRIVER,天啊。。难道这些代码都要自己写吗。。...
旁听者 嵌入式系统

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 763  217  2689  2106  1183  34  41  7  17  11 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved