FAST TTL Logic Delay Line
The FAST TTL Logic Delay Lines manufactured by Engineered Components Company are designed to provide an output
waveform that reproduces the input waveform after a set amount of delay time has elapsed. These delay lines are
non-inverting. The delay times are calibrated to the listed tolerances on the rising edge delays.
The MTBF on these modules, when calculated per MIL-HDBK-217, for a 50 deg.C ground fixed environment and with
50VDC applied, is in excess of 6 million hours. The temperature coefficient of delay is less than 1200 ppm/deg.C
over the operating temperature range of 0 to +70 deg. C.
The module is provided in a 14-pin DIP package, fully encapsulated in epoxy resin and is housed in a Diallyl Phthalate
case, blue in color. The case marking is applied by silkscreen using white epoxy paint. The 4 copper leads are tin-lead
plated and meet the solderability requirements of MIL-STD-202, Method 208.
MECHANICAL DIAGRAM
Thru-Hole (F Suffix)
.150 TYP.
.300
.534 TYP.
Gull-Wing (G Suffix)
.450 TYP.
J-Lead (J Suffix)
.060 TYP.
+/-.020
.130
.300
TYP.
.020 DIA.
TYP.
.020
TYP.
.300
TYP.
.010 TYP.
.010 TYP.
.300
TYP.
.020
TYP.
.030
.030
.030
DATE CODE
V
OUT
V
DATE CODE
OUT
V
.400
IN
FLDL-TTL-10F
C
Top view
.425
FLDL-TTL-10G
IN
C
Top view
.425
IN
.800
.800
Product Selection Table
(Add Suffixes for Lead designation, F, G, or J)
Product Selection Table (Cont.)
(Add Suffixes for Lead designation, F, G, or J)
Part
Number
Output Delay and
Tolerance (in ns)
Part
Number
Output Delay and
Tolerance (in ns)
Operating Specifications:
All measurements made at 25 deg. C
All measurements made with Vcc = +5VDC
All measurements made with (1) FAST TTL output load
Operating Temperature: 0 to +70 deg. C
Storage Temperature: -55 to +125 deg. C
Vcc Supply Voltage: 4.75 to 5.25VDC
Vcc Supply Current:
Constant “0” in = 40mA typical
Constant “1” in = 7mA typical
Logic “High” Input:
Voltage: 2.0VDC min. ; Vcc max.
Current: 2.7VDC = 20uA max. ; 5.5VDC = 1mA max.
Logic “Low” Input:
Voltage: 0.8 VDC max.
Current: -0.6mA max.
Logic “High” Voltage Out: 2.7VDC min.
Logic “Low” Voltage Out: 0.5VDC max.
FLDL-TTL-5
FLDL-TTL-6
FLDL-TTL-7
FLDL-TTL-8
FLDL-TTL-9
FLDL-TTL-10
FLDL-TTL-11
FLDL-TTL-12
FLDL-TTL-13
FLDL-TTL-14
FLDL-TTL-15
FLDL-TTL-16
FLDL-TTL-17
FLDL-TTL-18
FLDL-TTL-19
FLDL-TTL-20
FLDL-TTL-21
FLDL-TTL-22
FLDL-TTL-23
FLDL-TTL-24
FLDL-TTL-25
FLDL-TTL-30
FLDL-TTL-35
FLDL-TTL-40
FLDL-TTL-45
FLDL-TTL-50
FLDL-TTL-55
5.0+/-1.0
6.0+/-1.0
7.0+/-1.0
8.0+/-1.0
9.0+/-1.0
10.0+/-1.0
11.0+/-1.0
12.0+/-1.0
13.0+/-1.0
14.0+/-1.0
15.0+/-1.0
16.0+/-1.0
17.0+/-1.0
18.0+/-1.0
19.0+/-1.0
20.0+/-1.0
21.0+/-1.0
22.0+/-1.0
23.0+/-1.0
24.0+/-1.0
25.0+/-1.0
30.0+/-1.5
35.0+/-1.5
40.0+/-1.5
45.0+/-2.0
50.0+/-2.0
55.0+/-2.0
FLDL-TTL-60
FLDL-TTL-65
FLDL-TTL-70
FLDL-TTL-75
FLDL-TTL-80
FLDL-TTL-85
FLDL-TTL-90
FLDL-TTL-95
FLDL-TTL-100
FLDL-TTL-125
FLDL-TTL-150
FLDL-TTL-175
FLDL-TTL-200
FLDL-TTL-225
FLDL-TTL-250
FLDL-TTL-275
FLDL-TTL-300
FLDL-TTL-350
FLDL-TTL-400
FLDL-TTL-450
FLDL-TTL-500
FLDL-TTL-600
FLDL-TTL-700
FLDL-TTL-800
FLDL-TTL-900
FLDL-TTL-1000
60.0+/-2.0
65.0+/-2.5
70.0+/-2.5
75.0+/-2.5
80.0+/-2.5
85.0+/-3.0
90.0+/-3.0
95.0+/-3.0
100.0+/-3.0
125.0+/-4.0
150.0+/-4.5
175.0+/-5.0
200.0+/-6.0
225.0+/-7.0
250.0+/-8.0
275.0+/-9.0
300.0+/-10.0
350.0+/-11.0
400.0+/-12.0
450.0+/-14.0
500.0+/-15.0
600.0+/-18.0
700.0+/-20.0
800.0+/-22.0
900.0+/-24.0
1000.0+/-26.0
BLOCK DIAGRAM
V
IN
14
1
Input
Buffer
Delay
Line
Special modules can often be manufactured to provide for customer specific applications.
engineered components company
A Division of Cornucopia Tool & Plastics, Inc. PO Box 1915, 448 Sherwood Rd., Paso Robles CA 93447
YYWW
DATE CODE
OUT
YYWW
.250
.285
FLDL-TTL-10J
C
MADE IN USA
MADE IN USA
MADE IN USA
.285
YYWW
.800
Output
Buffer
7
8
OUT
C
Phone: 805-369-0034
Fax:
805-369-0033
Web: www.ec2.com
Linux开发
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
