电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

FLL810IQ-4C

产品描述RF Power Field-Effect Transistor, 1-Element, L Band, Gallium Arsenide, N-Channel, Junction FET, CASE IQ, 5 PIN
产品类别分立半导体    晶体管   
文件大小126KB,共4页
制造商FUJITSU(富士通)
官网地址http://edevice.fujitsu.com/fmd/en/index.html
下载文档 详细参数 全文预览

FLL810IQ-4C概述

RF Power Field-Effect Transistor, 1-Element, L Band, Gallium Arsenide, N-Channel, Junction FET, CASE IQ, 5 PIN

FLL810IQ-4C规格参数

参数名称属性值
厂商名称FUJITSU(富士通)
包装说明FLANGE MOUNT, R-CDFM-F4
Reach Compliance Codecompliant
ECCN代码EAR99
外壳连接SOURCE
配置SINGLE
最小漏源击穿电压15 V
最大漏极电流 (ID)15 A
FET 技术JUNCTION
最高频带L BAND
JESD-30 代码R-CDFM-F4
元件数量1
端子数量4
工作模式DEPLETION MODE
最高工作温度175 °C
封装主体材料CERAMIC, METAL-SEALED COFIRED
封装形状RECTANGULAR
封装形式FLANGE MOUNT
极性/信道类型N-CHANNEL
功耗环境最大值136 W
认证状态Not Qualified
表面贴装YES
端子形式FLAT
端子位置DUAL
晶体管应用AMPLIFIER
晶体管元件材料GALLIUM ARSENIDE

文档预览

下载PDF文档
FLL810IQ-4C
L-Band High Power GaAs FET
FEATURES
Push-Pull Configuration
High Power Output: 80W
High PAE: 45%.
Excellent Linearity
Suitable for class AB operation.
Hermetically Sealed Package
DESCRIPTION
The FLL810IQ-4C is an 80 Watt GaAs FET that employs a push-pull design
which offers excellent linearity, ease of matching, and greater consistency in
covering the frequency band of 3.5 to 3.7 GHz. This new product is uniquely
suited for use in WLL applications as it offers high gain, long term reliability and
ease of use.
ABSOLUTE MAXIMUM RATINGS (Ambient Temperature Ta=25°C)
Item
Drain-Source Voltage
Gate-Source Voltage
Total Power Dissipation
Storage Temperature
Channel Temperature
Symbol
V
DS
V
GS
P
T
T
stg
T
ch
Tc = 25°C
Condition
Rating
15
-5
136
-65 to +175
+175
Unit
V
V
W
°C
°C
Fujitsu recommends the following conditions for the reliable operation of GaAs FETs:
1. The drain-source operating voltage (VDS) should not exceed 12 volts.
2. The forward and reverse gate currents should not exceed 176 and -51.8 mA respectively with
gate resistance of 5Ω.
3. The operating channel temperature (Tch) should not exceed 145°C.
ELECTRICAL CHARACTERISTICS (Case Temperature Tc=25°C)
Item
Drain Current
Pinch-Off Voltage
Gate-Source Breakdown Voltage
Output Power
Linear Gain (Note 1)
Power-Added Efficiency
Drain Current
Thermal Resistance
CASE STYLE: IQ
Note 1: The condition for GL is the same as Pout except Pin = 28.0dBm.
Symbol
I
DSS
V
p
V
GSO
P
out
GL
η
add
I
DSR
R
th
Conditions
V
DS
= 5V, V
GS
= 0V
V
DS
= 5V, I
DS
= 220mA
I
GS
= -2.2mA
Limits
Min. Typ. Max.
-
-0.1
-5
48.0
8
-0.3
-
49.0
9.5
45
11.5
0.8
-
-0.5
-
-
-
-
15.0
1.1
Unit
A
V
V
dBm
dB
%
A
°C/W
V
DS
= 12V
f = 3.6 GHz
I
DS
= 5.0A
Pin = 43.0dBm
8.5
-
-
Channel to Case
-
Edition 1.1
October 2001
1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1396  1933  1505  2866  2362  27  52  20  6  39 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved