Datasheet> 器件分类 > 存储> 存储> IDT72P51369L6BBGI

文档预览

IDT72P51369L6BBGI: 产品描述FIFO, 128KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256; 产品类别存储存储; 文件大小829KB，共87页; 制造商IDT (Integrated Device Technology); 标准

下载文档详细参数全文预览

IDT72P51369L6BBGI概述

FIFO, 128KX36, 3.7ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256

IDT72P51369L6BBGI规格参数

参数名称	属性值
是否无铅	不含铅
是否Rohs认证	符合
厂商名称	IDT (Integrated Device Technology)
零件包装代码	BGA
包装说明	BGA, BGA256,16X16,40
针数	256
Reach Compliance Code	unknown
ECCN代码	EAR99
最长访问时间	3.7 ns
最大时钟频率 (fCLK)	166 MHz
周期时间	6 ns
JESD-30 代码	S-PBGA-B256
JESD-609代码	e1
长度	17 mm
内存密度	4718592 bit
内存集成电路类型	OTHER FIFO
内存宽度	36
湿度敏感等级	3
功能数量	1
端子数量	256
字数	131072 words
字数代码	128000
工作模式	SYNCHRONOUS
最高工作温度	85 °C
最低工作温度	-40 °C
组织	128KX36
可输出	YES
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA256,16X16,40
封装形状	SQUARE
封装形式	GRID ARRAY
并行/串行	PARALLEL
峰值回流温度（摄氏度）	260
电源	1.8 V
认证状态	Not Qualified
座面最大高度	3.5 mm
最大待机电流	0.1 A
最大压摆率	0.15 mA
最大供电电压 (Vsup)	1.9 V
最小供电电压 (Vsup)	1.7 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	INDUSTRIAL
端子面层	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	30
宽度	17 mm

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51339

IDT72P51349

IDT72P51359

IDT72P51369

FEATURES

•

Choose from among the following memory density options:

IDT72P51339



Total Available Memory = 589,824 bits

IDT72P51349



Total Available Memory = 1,179,648 bits

IDT72P51359



Total Available Memory = 2,359,296 bits

IDT72P51369



Total Available Memory = 4,718,592 bits

Configurable from 1 to 8 Queues

Default configuration of 8 or 4 symmetrical queues

Default multi-queue device configurations

– IDT72P51339: 2,048 x 36 x 8Q

– IDT72P51349: 4,096 x 36 x 8Q

– IDT72P51359: 8,192 x 36 x 8Q

– IDT72P51369: 16,384 x 36 x 8Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

User Selectable Bus Matching Options:

•

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 64 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

RADEN

ESTR

RDADD

WRITE CONTROL

REN

RCLK

RCS

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6716 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2005

AUGUST 2005

DSC-6716/3

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

AUGUST 4, 2005

推荐资源

电焊机空载自停电路

由OP放大器LM6361-5组成的视频放大器

扩大输出电流范围的电压稳压器电路图a

电脑主板电路图 830_47

emmm 能解释一下这个程序的意思吗虽然有备注但还是不懂: 各位大佬 ...; 1739592000 单片机

msp430FR5949: msp430FR5949 铁电系列下载程序的时候能不能设置不擦除参数保存区。...; houfei2002 微控制器 MCU

请教联通彩E问题,vc GSM-Modem,如何发送到网关?: 如题,哪位前辈有做过彩E方面的经验,指点下.... 已经写好了邮件,但是不是知道发送到哪里,利用 GSM-Modem.和手机蚂蚁不同,不经过互联网....; nishitamade 嵌入式系统

个人DIYSTM8S专用STLink3（图）: 因为STlink的外形太“那个”了，所以个人根据三合一套装的STlink原理图重新做了一块小板，移植全部零件做成了DIY板，请看图片。 ^_^ 下载 (800.51 KB) 2010-8-16 10:15 ......; kangxin stm32/stm8

A题: 本帖最后由 paulhyde 于 2014-9-15 09:07 编辑 Ud=1/2Us，怎么做类。用MPPT算法的话，太难了，不可能出在基本要求里边了。其它还有什么好办法，达到那样的精度与速度类。 ...; chengang0103 电子竞赛

大家对变速箱软件开发工程师了解吗？: 找工作一路磕磕绊绊，最后找到了一份变速箱软件开发工程师的工作。但是对这方面了解不是很多，请问哪位前辈对这方面比较了解，能否指点一二。 1、变速箱软件主要是做什么的？我听说是做单片机 ......; adam_zhang41 汽车电子

支撑产业的落后是半导体产业发展瓶颈

　　没有支撑产业的发展就不可能建立我国自主的半导体产业，只有半导体支撑产业形成完善的配套体系，才能推动半导体行业高速发展。　　我国在“十一五”规划中特别提到，要发展我国自己的半导体产业。我国半导体行业国家“十一五”发展目标包括：集成电路产业年均增长率在30%以上，到2010年将实现3000亿元的销售额，约占当时世界集成电路市场份额的8%。制造业的生产技术达到12英寸、90纳米-65纳米水平。...[详细]
多功能监护仪的无线通讯系统

　　1 引言　　多功能监护仪是一种常用的临床医疗器械，他可以把病人的心电(ECG)、呼吸(RESP)、血氧饱和度(SPO2)、血压(BP)等参数显示出来，通过24小时对病人各种生理参数的监测及分析。　　在某一生理机能参数超出规定数值时便发出警报，提醒医护人员及病人家属进行抢救的一种监护系统，是医护人员诊断、治疗及抢救的重要器械。　　传统的监护仪一般通过串口与主监护室相连，布线...[详细]
基于Nios II的多生理参数处理系统

　　随着医疗仪器设备向智能化、微型化、系列化、数字化和多功能方向的发展，医疗设备中逻辑控制器件也由采用中、小规模的集成芯片发展到应用现场可编程门阵列FPGA(Field Programmable Gate Array)。使用FPGA器件可以大大缩短医疗设备的研制周期，减少开发成本，同时还可以很方便地对设计进行在线修改，因此FPGA在医疗设备中有很广泛的应用。　　本文主要搭建一个多生理参数测...[详细]
手机无线芯片出货量放缓但前景可期

　　市场研究集团Forward Concepts通过对WSTS的最新半导体出货量统计数据进行分析，认为尽管出现了手机芯片的出货量放缓现象，但对统计的数据表示质疑。　　手机专用DSP和RISC芯片的五月份出货量比四月份增加了8%，从去年五月份累计增长率为47%。　　Forward Concepts的总裁Will Strauss同时也指出，WSTS的报告称用于无线设备的DSP五月份出货量比四...[详细]
未来五年中国UHFRFID市场增长率达82.8%

据 IDC 最新发布的报告《中国 RFID 行业解决方案市场 2007-2011 年预测与分析》显示， 2006 年 RFID 跨行业应用总体市场规模为 24.2 亿元 ( 约 3.02 亿美元 ) ，涵盖的应用领域包括供应链、人员、财产、车辆管理，门禁控制、防伪、动物识别等，其中超高频 RFID 应用市场规模占 RFID 总体应用规模的 10....[详细]
欧司朗推出发光二极管数据文件的互联网平台

2008年7月9日，欧司朗光电半导体率先推出发光二极管光线数据文件的互联网访问平台，是全球第一家提供该类互联网资源的 LED 制造商。这些光线文件不仅描述 LED 光线的发射模式，而且还包含发射点坐标、发射方向、光线强度和波长等信息。欧司朗的互联网信息资源涵盖包括红外发光二极管 (IRED) 在内的几乎所有 LED 产品组合。透过这平台，客户们不论白天或黑夜，随时都可以获取最新的数据，这无疑为他...[详细]
台湾晶圆厂登陆将进一步开放政策最快9月出台

　　马英九7月10日表示，晶圆厂赴大陆投资会进一步开放。这是否意味包括晶圆制程朝90纳米及十二英寸晶圆厂近期将可望解禁？台当局“经济部投审会”表示，“经济部”正在研议中，还未决定开放范围，预计八月会紧锣密鼓邀集相关单位及业者协商，晶圆产业进一步开放的具体政策最快九月才会宣布。　　据台湾中广新闻网报道，马英九支持对合理且必要的高科技业，进一步开放登陆投资。这番话被解读目前开放八英寸晶圆及0.1...[详细]
用三位转速计测量超低频率

　　图中所示的电路是一个三位转速计，用来测量重复时间间隔为0.235至15秒内的低频信号。转速计的转速为每分钟4至255转，它应用在那些医疗设备，这些医疗设备中，用来测量心跳率、呼吸率、电解磨削、脑电图、低转速电机转速或机械装置转速之类的低频信号。　　PIC16F872微处理控制处理转速计的数据。PIC感应输入频率(fin)的周期，计算出每秒产生的相应的脉冲数，并相应的更新LED显示器。输入信...[详细]
2013年以后全球生物芯片将达38亿美元

　　美国BCC市场调研公司日前发表的生物芯片市场调查报告称，2007年，全球生物芯片市场大约为19.379亿美元，2008年将达到21.156亿美元，2013年这一市场可望达到38亿美元，年增长率高达12.7%。　　目前，DNA芯片占据的市场份额最大，2007年达9.473亿美元，2008年将达9.99亿美元，2013年将升至16.44亿美元，年增长率 10.8%。由于基因表达芯片产品（也属于...[详细]
佳能抢滩医疗可保持高增长

　　　“我们今年2月21日拿到中国市场医疗设备产品销售许可证，截至6月底，已经获得了200%的增长。”6月27日，佳能中国区医疗设备产品销售总经理关口三津夫告诉记者，今年初，其领导的中国区医疗部门才刚刚启动销售业务。　　去年末，佳能公司代表取缔役社长御手洗冨士夫首次将医疗业务列为打印、影像外的第三大支柱业务。截至2007财年末，佳能全球销售额中打印业务占据65%、影像业务占26%，而以医疗为...[详细]
英特尔推出新的嵌入式新处理器及芯片组

　　英特尔推出了面向嵌入式用户的英特尔® 酷睿™2 双核处理器 T9400和移动式英特尔® GM45 高速芯片组，并提供长达7年的超长生命周期支持。本次推出的处理器和芯片组是全新的英特尔® 迅驰® 2 平台的构成组件，可为移动应用程序带来更耐久的电池使用时间和广泛的无线网络互操作性。　　新推出的英特尔® 酷睿™2 双核处理器 T9400经验证可支持英特尔® 5100 内存控制器中枢(MCH)...[详细]
TI推出最低功耗D的零漂移仪表放大器

2008 年 7 月 1 8 日德州仪器 (TI) 宣布推出一款业界功耗最低的零漂移仪表放大器，从而实现了高精确度、低功耗以及低电源电压的完美结合。与性能最接近的竞争产品相比，该器件实现了最低的静态电流与输入偏置电流，以及出色的功率噪声比、极低的失调电压／漂移和 1.8 V 工作电压等众多优异特性。因此，该款 INA333 器件能够在提高精确度与稳定性的同...[详细]
数字信号处理（DSP ）系统测试和调试2

　　JTAG 技术简介　　收缩技术(shrinking technology)的一个劣势在于，测试小型器件的复杂程度急剧升高。当电路板面积较大时，板的测试是通过采用钉床等技术来进行的。这种技术采用小型弹簧式测试探针来和板底部的焊盘进行连接。这种测试方案是定制的，不仅成本太高，而且效率低下，而且在设计完成之前很多测试都无法进行。　　随着电路板面积的缩小，以及表面贴装技术的改进，钉床测试的问题不...[详细]
TD-SCDMA终端射频测试技术研究

　　前言　　TD-SCDMA移动通信标准是我国具有自主知识产权的世界第三代移动通信标准，以时分双工、智能天线、联合检测等诸多核心技术成为世界移动通信领域的亮点。在我国，无线电管理部门所规划的155 MHz的核心频段，极大地推动了TD-SCDMA技术在近几年的快速发展，专家估计:TD-SCDMA所带来的商业效益和社会效益是难以估量的。但是，TD-SCDMA技术相对WCDMA和cdma2000技...[详细]
诺基亚单芯片手机销售总量已突破千万部

　　7月18日报道，诺基亚首席执行官Olli-Pekka Kallasvuo向芬兰《赫尔辛基日报》(Helsingin Sanomat)表示：诺基亚的单芯片手机已经高量产，面对发展中市场，单晶手机的销量不错，大概有数以千万部。他表示，诺基亚已经有多款单晶手机面市，我们最核心的因素是成本优势，在这方面诺基亚具有很强的竞争力。　　今年5月，芯片厂商Infineon(英飞凌)曾表示诺基亚生产的单芯...[详细]

器件捷径: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多