电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SN74F242N

产品描述Bus Transceiver, F/FAST Series, 1-Func, 4-Bit, Inverted Output, TTL, PDIP14, 0.300 INCH, PLASTIC, DIP-14
产品类别逻辑    逻辑   
文件大小85KB,共5页
制造商Rochester Electronics
官网地址https://www.rocelec.com/
下载文档 详细参数 全文预览

SN74F242N概述

Bus Transceiver, F/FAST Series, 1-Func, 4-Bit, Inverted Output, TTL, PDIP14, 0.300 INCH, PLASTIC, DIP-14

SN74F242N规格参数

参数名称属性值
厂商名称Rochester Electronics
包装说明DIP,
Reach Compliance Codeunknown
其他特性WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
系列F/FAST
JESD-30 代码R-PDIP-T14
长度19.305 mm
逻辑集成电路类型BUS TRANSCEIVER
位数4
功能数量1
端口数量2
端子数量14
最高工作温度70 °C
最低工作温度
输出特性3-STATE
输出极性INVERTED
封装主体材料PLASTIC/EPOXY
封装代码DIP
封装形状RECTANGULAR
封装形式IN-LINE
传播延迟(tpd)4.5 ns
座面最大高度5.08 mm
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装NO
技术TTL
温度等级COMMERCIAL
端子形式THROUGH-HOLE
端子节距2.54 mm
端子位置DUAL
宽度7.62 mm

文档预览

下载PDF文档
SDFS062A − D2932, MARCH 1987 − REVISED OCTOBER 1993
SN54F242, SN74F242
QUADRUPLE BUS TRANSCEIVERS
WITH 3 STATE OUTPUTS
SN54F242 . . . J PACKAGE
SN74F242 . . . D OR N PACKAGE
(TOP VIEW)
Asynchronous Communication Between
Data Buses
Local Bus-Latch Capability
Inverting Logic
Package Options Include Plastic
Small-Outline Packages, Ceramic Chip
Carriers, and Standard Plastic and Ceramic
300-mil DIPs
description
These quadruple bus transceivers are designed
for asynchronous communications between data
buses. The control function implementation allows
for maximum flexibility in timing. These devices
allow data transmission from the A bus to the
B bus or from the B bus to the A bus depending
upon the logic levels at the output-enable (OEBA
and OEAB) inputs. The output-enable inputs can
be used to disable the device so that the buses are
effectively isolated.
The dual-enable configuration gives the
quadruple bus transceivers the capability to store
data by simultaneous enabling of OEBA and
OEAB. Each output reinforces its input in this
transceiver configuration. Thus, when both control
inputs are enabled and all other data sources to
the two sets of bus lines are at high impedance,
both sets of bus lines (eight in all) remain at their
states. The 4-bit codes appearing on the two sets
of buses will be complementary for the
′F242.
OEAB
NC
A1
A2
A3
A4
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
OEBA
NC
B1
B2
B3
B4
SN54F242 . . . FK PACKAGE
(TOP VIEW)
A1
NC
A2
NC
A3
4
5
6
7
8
3 2 1 20 19
18
17
16
15
14
9 10 11 12 13
NC
OEAB
NC
V
CC
OEBA
NC
NC
B1
NC
B2
NC − No internal connection
FUNCTION
A to B
B to A
Isolation
Latch A and B
(A = B)
Copyright
1993, Texas Instruments Incorporated
The SN54F242 is characterized for operation over the full military temperature range of − 55°C to 125°C. The
SN74F242 is characterized for operation from 0°C to 70°C.
FUNCTION TABLE
INPUTS
OEAB
L
H
H
L
OEBA
L
H
L
H
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251−1443
DALLAS, TEXAS 75265
A4
GND
NC
B4
B3
2−1

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 408  1653  1095  2043  1347  29  36  21  34  20 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved