INTEGRATED CIRCUITS
SA571
Compandor
Product specification
IC17 Data Handbook
1997 Aug 14
Philips
Semiconductors
Philips Semiconductors
Product specification
Compandor
SA571
DESCRIPTION
The SA571 is a versatile low cost dual gain control circuit in which
either channel may be used as a dynamic range compressor or
expandor. Each channel has a full-wave rectifier to detect the
average value of the signal, a linerarized temperature-compensated
variable gain cell, and an operational amplifier.
The SA571 is well suited for use in cellular radio and radio
communications systems, modems, telephone, and satellite
broadcast/receive audio systems.
PIN CONFIGURATION
D, and N Packages
1
RECT CAP 1
RECT IN 1
AG CELL IN 1
GND
INV. IN 1
RES. R
3
1
OUTPUT 1
THD TRIM 1
1
2
3
4
5
6
7
8
16 RECT CAP 2
15
RECT IN 2
14 AG CELL IN 2
13 V
CC
12 INV. IN 2
11
RES. R
3
2
FEATURES
•
Complete compressor and expandor in one IChip
•
Temperature compensated
•
Greater than 110dB dynamic range
•
Operates down to 6VDC
•
System levels adjustable with external components
•
Distortion may be trimmed out
•
Dynamic noise reduction systems
•
Voltage-controlled amplifier
10 OUTPUT 2
9
THD TRIM 2
TOP VIEW
NOTE:
1. SOL - Released in Large SO Package Only.
SR00675
Figure 1. Pin Configuration
APPLICATIONS
•
Cellular radio
•
High level limiter
•
Low level expandor—noise gate
•
Dynamic filters
•
CD Player
TEMPERATURE RANGE
-40 to +85°C
-40 to +85°C
ORDER CODE
SA571D
SA571N
DWG #
SOT162-1
SOT38-4
ORDERING INFORMATION
DESCRIPTION
16-Pin Plastic Small Outline Large (SOL)
16-Pin Plastic Dual In-Line Package (DIP)
BLOCK DIAGRAM
THD TRIM
∆G
IN
R2 20k
VARIABLE
GAIN
V
REF
R4 30k 1.8V
RECT IN
R1 10k
RECTIFIER
R3
R3 20k
–
OUTPUT
+
INVERTER IN
RECT CAP
SR00676
Figure 2. Block Diagram
1997 Aug 14
2
853-0812 18285
Philips Semiconductors
Product specification
Compandor
SA571
ABSOLUTE MAXIMUM RATINGS
SYMBOL
V
CC
T
A
P
D
Maximum operating voltage
571
Operating ambient temperature range
SA
Power dissipation
PARAMETER
RATING
18
-40 to +85
400
UNITS
VDC
°C
mW
AC ELECTRICAL CHARACTERISTICS
V
CC
= +6V, T
A
= 25°C; unless otherwise stated.
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
V
CC
I
CC
I
OUT
SR
Supply voltage
Supply current
Output current capability
Output slew rate
Gain cell distortion
2
Resistor tolerance
Internal reference voltage
Output DC shift
3
Expandor output noise
Unity gain level
6
Gain change
2, 4
Reference drift
4
Resistor drift
4
Tracking error (measured relative to
value at unity gain) equals [V
O
- V
O
(unity gain)] dB - V
2
dBm
Channel separation
NOTES:
1. Input to V
1
and V
2
grounded.
2. Measured at 0dBm, 1kHz.
3. Expandor AC input change from no signal to 0dBm.
4. Relative to value at T
A
= 25°C.
5. Electrical characteristics for the SA571 only are specified over -40 to +85°C temperature range.
6. 0dBm = 775mV
RMS
.
Rectifier input,
V
2
= +6dBm, V
1
= 0dB
V
2
= -30dBm, V
1
= 0dB
Untrimmed
No signal, 15Hz-20kHz
1
1kHz
-1.5
1.65
Untrimmed
Trimmed
No signal
±20
±.5
0.5
0.1
±5
1.8
±30
20
0
±0.1
+2, -25
+8, -0
+0.2
dB
+0.2
60
-1, +1.5
dB
+20, -50
2.0
±15
1.95
±150
60
+1.5
6
3.2
SA571
5
TYP
MAX
18
4.8
V
mA
mA
V/µs
%
%
V
mV
µV
dBm
dB
mV
%
UNITS
1997 Aug 14
3
Philips Semiconductors
Product specification
Compandor
SA571
CIRCUIT DESCRIPTION
The SA571 compandor building blocks, as shown in the block
diagram, are a full-wave rectifier, a variable gain cell, an operational
amplifier and a bias system. The arrangement of these blocks in the
IC result in a circuit which can perform well with few external
components, yet can be adapted to many diverse applications.
The full-wave rectifier rectifies the input current which flows from the
rectifier input, to an internal summing node which is biased at V
REF
.
The rectified current is averaged on an external filter capacitor tied
to the C
RECT
terminal, and the average value of the input current
controls the gain of the variable gain cell. The gain will thus be
proportional to the average value of the input signal for
capacitively-coupled voltage inputs as shown in the following
equation. Note that for capacitively-coupled inputs there is no offset
voltage capable of producing a gain error. The only error will come
from the bias current of the rectifier (supplied internally) which is
less than 0.1µA.
G
T
or
G
T
| V
IN
| avg
R
1
|V
IN
*
V
REF
| avg
R
1
bias current for the
∆G
cell. The low tempco of this type of reference
provides very stable biasing over a wide temperature range.
The typical performance characteristics illustration shows the basic
input-output transfer curve for basic compressor or expander
circuits.
COMPRESSOR INPUT LEVEL OR EXPANDOR OUTPUT LEVEL (dBm)
+20
+10
0
–10
–20
–30
–40
–50
–60
–70
–80
–40
–30
–20
–10
0
+10
The speed with which gain changes to follow changes in input signal
levels is determined by the rectifier filter capacitor. A small capacitor
will yield rapid response but will not fully filter low frequency signals.
Any ripple on the gain control signal will modulate the signal passing
through the variable gain cell. In an expander or compressor
application, this would lead to third harmonic distortion, so there is a
trade-off to be made between fast attack and decay times and
distortion. For step changes in amplitude, the change in gain with
time is shown by this equation.
G(t)
+
(G
initial
*
G
final
)
e
*
t
t
)
G
final
;
t
+
10k x C
RECT
The variable gain cell is a current-in, current-out device with the ratio
I
OUT
/I
IN
controlled by the rectifier. I
IN
is the current which flows from
the
∆G
input to an internal summing node biased at V
REF
. The
following equation applies for capacitively-coupled inputs. The
output current, I
OUT
, is fed to the summing node of the op amp.
V
IN
*
V
REF
V
IN
+
I
IN
+
R
2
R
2
A compensation scheme built into the
∆G
cell compensates for
temperature and cancels out odd harmonic distortion. The only
distortion which remains is even harmonics, and they exist only
because of internal offset voltages. The THD trim terminal provides
a means for nulling the internal offsets for low distortion operation.
The operational amplifier (which is internally compensated) has the
non-inverting input tied to V
REF
, and the inverting input connected to
the
∆G
cell output as well as brought out externally. A resistor, R
3
, is
brought out from the summing node and allows compressor or
expander gain to be determined only by internal components.
The output stage is capable of
±20mA
output current. This allows a
+13dBm (3.5V
RMS
) output into a 300Ω load which, with a series
resistor and proper transformer, can result in +13dBm with a 600Ω
output impedance.
A bandgap reference provides the reference voltage for all summing
nodes, a regulated supply voltage for the rectifier and
∆G
cell, and a
COMPRESSOR OUTPUT LEVEL
OR
EXPANDOR INPUT LEVEL (dBm)
SR00677
Figure 3. Basic Input-Output Transfer Curve
TYPICAL TEST CIRCUIT
V
CC
= 15V
0.1µF
13
6.11
20k
2.2µF
20k
V
1
3.14
∆G
7.10
V
O
10µF
V
REF
2.2
V
2
2.15
30k
10k
4
1.16
2.2
5.12
8.2k
8.9
200pF
SR00678
Figure 4. Typical Test Circuit
INTRODUCTION
Much interest has been expressed in high performance electronic
gain control circuits. For non-critical applications, an integrated
circuit operational transconductance amplifier can be used, but
when high-performance is required, one has to resort to complex
discrete circuitry with many expensive, well-matched components.
1997 Aug 14
4
Philips Semiconductors
Product specification
Compandor
SA571
This paper describes an inexpensive integrated circuit, the SA571
Compandor, which offers a pair of high performance gain control
circuits featuring low distortion (<0.1%), high signal-to-noise ratio
(90dB), and wide dynamic range (110dB).
rectifier and
∆G
cell (located at the right of R
1
and R
2
) have the
same potential. The THD trim pin is also at the V
REF
potential.
Figure 7 shows how the circuit is hooked up to realize an expandor.
The input signal, V
IN
, is applied to the inputs of both the rectifier and
the
∆G
cell. When the input signal drops by 6dB, the gain control
current will drop by a factor of 2, and so the gain will drop 6dB. The
output level at V
OUT
will thus drop 12dB, giving us the desired 2-to-1
expansion.
Figure 8 shows the hook-up for a compressor. This is essentially an
expandor placed in the feedback loop of the op amp. The
∆G
cell is
setup to provide AC feedback only, so a separate DC feedback loop
is provided by the two R
DC
and C
DC
. The values of R
DC
will
determine the DC bias at the output of the op amp. The output will
bias to:
R
DC1
)
R
DC2
V
OUT
DC
+
1
)
R
4
THD TRIM
8,9
G
IN
3,14
RECT
IN
2,15
R
1
10k
R
2
20k
R
3
20k
∆G
IG
R
4
30k
V
REF
1.8V
V
CC
PIN 13
GND PIN 4
OUTPUT
7,10
R
3
INV
IN
CIRCUIT BACKGROUND
The SA571 Compandor was originally designed to satisfy the
requirements of the telephone system. When several telephone
channels are multiplexed onto a common line, the resulting
signal-to-noise ratio is poor and companding is used to allow a wider
dynamic range to be passed through the channel. Figure 5
graphically shows what a compandor can do for the signal-to-noise
ratio of a restricted dynamic range channel. The input level range of
+20 to -80dB is shown undergoing a 2-to-1 compression where a
2dB input level change is compressed into a 1dB output level
change by the compressor. The original 100dB of dynamic range is
thus compressed to a 50dB range for transmission through a
restricted dynamic range channel. A complementary expansion on
the receiving end restores the original signal levels and reduces the
channel noise by as much as 45dB.
The significant circuits in a compressor or expander are the rectifier
and the gain control element. The phone system requires a simple
full-wave averaging rectifier with good accuracy, since the rectifier
accuracy determines the (input) output level tracking accuracy. The
gain cell determines the distortion and noise characteristics, and the
phone system specifications here are very loose. These specs could
have been met with a simple operational transconductance
multiplier, or OTA, but the gain of an OTA is proportional to
temperature and this is very undesirable. Therefore, a linearized
transconductance multiplier was designed which is insensitive to
temperature and offers low noise and low distortion performance.
These features make the circuit useful in audio and data systems as
well as in telecommunications systems.
6,11
5,12
1,16
C
RECT
SR00680
Figure 6. Chip Block Diagram (1 of 2 Channels)
R
3
BASIC CIRCUIT HOOK-UP AND OPERATION
Figure 6 shows the block diagram of one half of the chip, (there are
two identical channels on the IC). The full-wave averaging rectifier
provides a gain control current, I
G
, for the variable gain (∆G) cell.
The output of the
∆G
cell is a current which is fed to the summing
node of the operational amplifier. Resistors are provided to establish
circuit gain and set the output DC bias.
COMPRESSION
EXPANSION
V
IN
*C
IN1
R
2
∆G
–
+
R
4
V
OUT
*C
IN2
V
REF
R
1
NOTE:
GAIN
+
OUTPUT
LEVEL
–20
0dB
INPUT
LEVEL
+20
0dB
2 R 3 V IN (avg)
R1 R2 IB
I
B
= 140µA
*C
RECT
*EXTERNAL COMPONENTS
SR00681
Figure 7. Basic Expander
V
REF
+
1
)
R
DCTOT
30k
1.8V
–40
NOISE
–80
–40
–80
SR00679
Figure 5. Restricted Dynamic Range Channel
The circuit is intended for use in single power supply systems, so
the internal summing nodes must be biased at some voltage above
ground. An internal band gap voltage reference provides a very
stable, low noise 1.8V reference denoted V
REF
. The non-inverting
input of the op amp is tied to V
REF
, and the summing nodes of the
The output of the expander will bias up to:
R
3
V
V
OUT
DC
+
1
)
R
4 REF
V
REF
+
1
)
20k
30k
1.8V
+
3.0V
The output will bias to 3.0V when the internal resistors are used.
External resistors may be placed in series with R
3
, (which will affect
the gain), or in parallel with R
4
to raise the DC bias to any desired
value.
1997 Aug 14
5
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
