THIS DOCUMENT IS FOR MAINTENANCE
PURPOSES ONLY AND IS NOT
RECOMMENDED FOR NEW DESIGNS
APRIL 1995
MA1916
DS3590-3.2
MA1916
RADIATION HARD REED-SOLOMON & CONVOLUTION ENCODER
The purpose of the MA1916 is to encode serial data to
allow error correction when the data is transmitted over a noisy
communication link. As the name suggests, the unit contains
two encoding elements. The Reed-Solomon encoder appends
a checksum to a block of data, guarding against burst errors in
a message. The convolution encoder continuously creates two
code bits for each data bit it receives, increasing the noise
immunity by doubling the band width of the message. The unit
also contains a test pattern generator which can be connected
to check the functionality of the RS encoder and to provide a
message timing signal (SMC_OUT).
Protection against a long error-burst can be increased by
interleaving a number of message packets passing through
the RS encoder. The MA1916 provides pin selectable
interleave depths of 1, 4 or 5. Interleave depths of greater than
5 do not significantly improve performance.
The MA1916 is designed to conform to the CCSDS
standard for telemetry 101.0.B.2. It is manufactured in a
radiation hard low power CMOS technology. This makes it
ideal for use in satellite communications systems. The encoder
reduces the risk of data corruption and allows the designer to
minimize the transmitter power needed to establish an
effective communications link.
FEATURES
s
Radiation Hard CMOS-SOS Technology
s
Low Power Consumption
s
Latch-up Free
s
High SEU Immunity
s
CCSDS Standard RS (255, 223)
s
Selectable Interleave Depths of 1, 4 or 5
s
5MBit/sec Input Data Rate
Figure 1: Block Diagram
1
MA1916
OPERATION
REED-SOLOMON ENCODER
The function of the Reed-Solomon (RS) encoder is to take
a block of 223 bytes of serial data and to append a checksum
of 32 bytes. The purpose of the checksum is to allow error
correction within the data block. One important feature of the
Reed-Solomon algorithm is that it allows correction of a burst
error which corrupts upto 16 consecutive bytes. If a number of
messages are interleaved this length can be increased. The
MA1916 provides pin selectable interleave depths of 1, 4 or 5
blocks (see Table 1), each of 223 bytes. An interleave depth of
5 is the maximum recommended by the CCSDS standard.
This will allow correction of up to 80 sequencial bytes in a data
packet.
The RS encoder operates from a clock input CLK which
must be driven at twice the input data rate. Internally CLK is
divided to give a clock CLKS which runs at half the frequency.
This signal is available as an output and is used to time data
into the RS encoder.
A high input on SMC is used to tell the RS encoder that
data to be encoded is present on the MSG pin (see Figure 2).
While SMC is high the data on MSG is buffered and appears
on RSE_OUT as well as being clocked into the encoder. As
soon as SMC goes low the checksum is clocked out of the
encoder onto RSE_OUT.
While SMC is high the RSE_OUT signal follows the input
MSG. When SMC is low RSE_OUT is produced from the
exclusive-OR of MSG and the checksum signal. For this
reason MSG must be held low while the encoder outputs the
checksum.
A gap can be left between successive data packets by
holding SMC and MSG low after the checksum has been sent.
Alternatively, synchronisation code can be inserted before a
data block by holding SMC low and placing the code on MSG.
As soon as SMC goes high any further data on MSG is
assumed to form part of a message and will be encoded
accordingly.
Note:
External logic must guarantee the SMC is high for
the correct period, ie only while 223 x I bytes (I = interleave
depth) of data are clocked through. Otherwise when SMC falls
an invalid checksum will be produced.
SEL_A
SEL_B
Interleave
I = Depth
SMC_OUT Period (Bytes)
SMC_OUT = 1 SMC_OUT = 0
5 x 223
4 x 223
1 x 223
5 x 223
5 x 32
4 x 32
1 x 32
5 x 32
0
0
1
1
0
1
0
1
5
4
1
5
Table 1: Interleave Length Defined by SEL_A and SEL_B
I = Interleave depths of 1, 4 or 5
SYNC:
If SMC is low and no checksum is being output any data on MSG will appear on RSE_OUT.
This feature can be used to insert a synchronisation sequence before a data block.
DATA:
Data block 223 x I bytes in length.
CHECKSUM: The checksum is 32 x I bytes long and appended to the data by the RS encoder.
Figure 2: Reed-Solomon Encoder Operation
2
MA1916
CONVOLUTION ENCODER
The convolution encoder generates 2 serial bits of output
data for each bit it reads in. The coding operates cyclically over
a length of 7 bits. It increases the bandwidth of the signal but
establishes a correlation between succesive bits in the output
signal.
The convolution encoder operates continuously using
CE_CLK to read data in on CE_IN and to write the encoded
data to CE_OUT.
If required the output of the Reed-Solomon encoder can be
fed directly into the convolution encoder by connecting
RSE_OUT to CE_ IN and CLKS to CE_CLK.
TEST GENERATOR
The MA1916 contains its own built-in test pattern
generator, this can be connected to the RS encoder for in
service testing. The test generator supplies test patterns and
the SMC signal according to the inputs on T0-2 (see Table 2)
and the interleave depth selected using SEL_A and SEL_B.
Figure 3 shows the necessary connections for feeding test
patterns through both the RS and the convolution encoder.
Figure 3: Test Configuration
Interleave Depth
T2
0
0
0
0
1
T1
0
0
1
1
0
Other
T0
0
1
0
1
0
Test
N/A
1
2
3
4
N/A
I = 5 (1115 bytes)
I = 4 (892 bytes)
I = 1 (223 bytes)
0
(1) x 223
(0) x 222, 7B
(0) x 222, 7B
(0) x 222, 7B
(1, 2, 3, 4, 5) x 223
(0) x 222 x 5, (0) x 4, (7B)
(0) x 222 x 5, (7B, AF, 99, FA, B7)
(0) x 221 x 5, (7B) x 5, (47) x 5
(1, 2, 3, 4) x 223
(0) x 222 x 4, (0) x 3, (7B)
(0) x 222 x4, (7B, AF, 99, FA)
(0) x 221 x 4, (7B) x 4, (47) x 4
Table 2: Test Pattern on MSG_OUT Defined by T0-2
PIN DESCRIPTION
V
DD
and GND (Power and Ground)
The MA1916 uses a single power supply of 5V ±10%.
CLK (Clock)
This input supplies a clock signal to the RS encoder and
the Test generator. It requires a signal with a nominal 50%
duty cycle running at twice the input data rate for the RS
encoder. The rising edge of CLK is used to generate the
internal CLKS signal which clocks data through the RS
encoder.
n_RST (Reset)
This active low signal is a reset supplied to the RS encoder,
the test generator and the convolution encoder. It should be
noted that the reset does not clear the check sum in the RS
encoder and a complete dummy data packet should be run
through before valid data is sent.
SEL_A and SEL_B (Interleave Depth Select)
These inputs define the interleave depth of a message
passing through the RS encoder They also specify the
message length to be produced by the test generator (see
Table 1). The inputs are connected to internal pulldown
resistors.
T
0-2
(Test Pattern Select)
These inputs select the pattern to be produced by the test
generator (see Table 2). Each input is connected to an internal
pull-down resistor.
T
3
(Production Test Input)
This input is used for production testing only It has an
internal pull-down resistor and should be left unconnected .
MSG_OUT (Test Message Output)
This output pin carries the test patterns defined by the
inputs To-2 and produced by the test generator. This signal
can be connected directly to MSG for testing purposes.
3
MA1916
SMC_OUT (Select Message or Checksum)
This output signal is held high while the test generator clocks
out a data packet on the MSG_OUT pin. When the packet is
complete this signal goes low. It is held low for a period equal to
the time required by the RS encoder to send the corresponding
checksum. When this is complete the signal goes high and the
test generator begins a new data packet. This signal can be
connected directly to SMC for testing purposes.
READY (Test Data Valid)
This output is held low during reset and remains low for the
first complete cycle of SMC_OUT. READY rises on the second
rising edge of SMC_OUT and remains high to indicate the
presence of valid data on MSG_OUT.
CLKS (Synchronisation Clock)
This output clock runs at half the speed of the input clock
CLK. CLKS remains low after n_RST is raised until SMC is
raised, SMC being captured on the falling edge of CLK (timing
4). CLKS then changes state on the rising edge of each CLK
cycle regardless of the state of SMC. The signal is used to
clock data into and out of the RS encoder.
MSG (Message)
MSG is the data input to the RS encoder. Each bit is read in
on the rising edge of CLKS. While the SMC signal is high data
on the input passes directly to the output RSE_OUT. While
SMC is low RSE_OUT is the logical XOR of the MSG input and
the output of the check-sum generator. Therefore MSG must
be held low while the RS encoder is clocking out the check
sum (see Figure 4).
SMC (Select Message or Checksum)
While the SMC input is high, data on the MSG pin is
clocked into the RS encoder. SMC is held high for a period
dictated by the interleave depth being used (see Table 1).
When SMC falls the RS encoder begins to clock out the
checksum for the preceeding data. SMC should be held low
until the complete checksum has been output. The rising edge
of SMC indicates the start of a new data block to be encoded.
RSE_OUT (Reed-Solomon Encoder Output)
This signal outputs the completed data packet comprised
of the message followed by its associated checksum block.
The data is valid on the rising edge of CLKS.
Figure 4: Reed-Solomon Encoder
ST1 (RS Encoder Output Valid)
This output is set low during a reset and goes high when
sufficient dummy data has been clocked through the RS
encoder to clear it (see Figure 5).
SYZ (Byte Rate Clock)
SYZ is a byte rate clock output derived from CLKS. It is
high during every eighth period of CLKS and low at other
times.
SZY (Byte Rate Clock)
SZY is a byte rate clock output derived from CLKS. It is low
during every eighth period of CLKS and high at other times. It
is the inverse of SYZ.
ST2 (Production Test Output)
The output is used for production testing and should be left
unconnected.
TEST_POINT (Production Test Output)
This output is used for production testing and should be left
unconnected.
CE_IN (Convolution Encoder Data In)
This input is used to read data into the convolution
encoder. The state of CE_IN is read on the rising edge of
CE_CLK.
n_RST
SMC
MSG
CLKS
ST1
Output Valid
Note: ST1 rises on the second rising edge of SMC following n_RST high.
CLKS starts toggling on the first rising edge of SMC following n_RST high.
4
Figure 5: Reed-Solomon Encoder Operation
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
