电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDT7204L50SO

产品描述FIFO, 4KX9, 50ns, Asynchronous, CMOS, PDSO28, SOIC-28
产品类别存储    存储   
文件大小115KB,共14页
制造商IDT (Integrated Device Technology)
下载文档 详细参数 全文预览

IDT7204L50SO概述

FIFO, 4KX9, 50ns, Asynchronous, CMOS, PDSO28, SOIC-28

IDT7204L50SO规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称IDT (Integrated Device Technology)
零件包装代码SOIC
包装说明SOIC-28
针数28
Reach Compliance Codenot_compliant
ECCN代码EAR99
最长访问时间50 ns
其他特性RETRANSMIT
最大时钟频率 (fCLK)15 MHz
周期时间65 ns
JESD-30 代码R-PDSO-G28
JESD-609代码e0
长度18.3642 mm
内存密度36864 bit
内存集成电路类型OTHER FIFO
内存宽度9
湿度敏感等级3
功能数量1
端子数量28
字数4096 words
字数代码4000
工作模式ASYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织4KX9
输出特性3-STATE
可输出NO
封装主体材料PLASTIC/EPOXY
封装代码SOP
封装等效代码SOP28,.5
封装形状RECTANGULAR
封装形式SMALL OUTLINE
并行/串行PARALLEL
峰值回流温度(摄氏度)225
电源5 V
认证状态Not Qualified
座面最大高度3.048 mm
最大待机电流0.002 A
最大压摆率0.12 mA
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级COMMERCIAL
端子面层Tin/Lead (Sn85Pb15)
端子形式GULL WING
端子节距1.27 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
宽度8.763 mm

文档预览

下载PDF文档
CMOS ASYNCHRONOUS FIFO
2,048 x 9, 4,096 x 9
8,192 x 9, 16,384 x 9
32,768 x 9 and 65,536 x 9
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
IDT7203
IDT7204
IDT7205
IDT7206
IDT7207
IDT7208
FEATURES:
First-In/First-Out Dual-Port memory
2,048 x 9 organization (IDT7203)
4,096 x 9 organization (IDT7204)
8,192 x 9 organization (IDT7205)
16,384 x 9 organization (IDT7206)
32,768 x 9 organization (IDT7207)
65,636 x 9 organization (IDT7208)
High-speed: 12ns access time
Low power consumption
— Active: 660mW (max.)
— Power-down: 44mW (max.)
Asynchronous and simultaneous read and write
Fully expandable in both word depth and width
720x family is pin and functionally compatible from 256 x 9 to 64k x 9
Status Flags: Empty, Half-Full, Full
Retransmit capability
High-performance CMOS technology
Military product compliant to MIL-STD-883, Class B
Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567
(IDT7203), and 5962-89568 (IDT7204) are listed on this function
Industrial temperature range (–40°C to +85°C) is available
(plastic packages only)
Green parts available, see ordering information
DESCRIPTION:
The IDT7203/7204/7205/7206/7207/7208 are dual-port memory buffers
with internal pointers that load and empty data on a first-in/first-out basis. The
device uses Full and Empty flags to prevent data overflow and underflow and
expansion logic to allow for unlimited expansion capability in both word size and
depth.
Data is toggled in and out of the device through the use of the Write (W) and
Read (R) pins.
The device's 9-bit width provides a bit for a control or parity at the user’s
option. It also features a Retransmit (RT) capability that allows the read pointer
to be reset to its initial position when
RT
is pulsed LOW. A Half-Full Flag is
available in the single device and width expansion modes.
These FIFOs are fabricated using high-speed CMOS technology. They
are designed for applications requiring asynchronous and simultaneous read/
writes in multiprocessing, rate buffering and other applications.
Military grade product is manufactured in compliance with MIL-STD-883,
Class B.
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(D
0
-D
8
)
W
WRITE
CONTROL
WRITE
POINTER
RAM ARRAY
2,048 x 9
4,096 x 9
8,192 x 9
16,384 x 9
32,768 x 9
65,536 x 9
READ
POINTER
THREE-
STATE
BUFFERS
R
READ
CONTROL
FLAG
LOGIC
DATA OUTPUTS
(Q
0
-Q
8
)
RS
RESET
LOGIC
FL/RT
EF
FF
XI
EXPANSION
LOGIC
XO/HF
2661 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
COMMERCIAL, MILITARY AND INDUSTRIAL TEMPERATURE RANGES
1
©
2017 Integrated Device Technology, Inc. All rights reserved. Product subject to change without notice.
NOVEMBER 2017
DSC-2661/19
杜洋的单片机入门制作专辑
很经典,很基础的。...
tyxjl 单片机
verilog抢答器代码
本帖最后由 holmes94 于 2014-3-20 00:27 编辑 初学fpga,写一下有定时功能的抢答器,复位信号那一块总是写不好。:surrender: 先上代码 module a1( input reset,//主持人 ......
holmes94 FPGA/CPLD
一周精彩回顾:2016.11.28-2016.12.4
一早醒来又是周一拉~~大家早上好~~又到了我们的每周精彩回顾时间拉~赶紧来看看上周都有那些精彩好贴吧~ 精彩帖子推荐: 首先来看看近期ST sensortile活动抢鲜体验: @wugx ST SensorTil ......
okhxyyo 聊聊、笑笑、闹闹
谈一下DSP2812启动问题
1. 从0X3F FFC0处复位→执行0X3F FC00地址处的初始化引导函数(Initboot) →根据GPIO选择引导模式→确定用户程序入口地址→从入口处开始执行用户程序。 输入外部引脚为/XRS, 当/XRS为低电平 ......
灞波儿奔 DSP 与 ARM 处理器
【瑞萨R7F0C80212试用】智能灯的设计与实现(1)前言和上手过程
本帖最后由 purplebee 于 2014-9-25 02:37 编辑 一、前言 6.30号的时候,同事转了个邮件给我,就是瑞萨电子中国发的那个“瑞萨电子100套MCU开发套件等你来抢”。 我当时看了一下芯片的简 ......
purplebee 瑞萨MCU/MPU
单片机原理与接口技术(大学讲课演示文稿,经典收藏)
单片机原理与接口技术(大学讲课演示文稿,经典收藏)...
ylc 单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2918  2574  1870  474  2516  39  8  2  55  5 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved