74LVT245B
3.3 V octal transceiver with direction pin (3-state)
Rev. 02 — 8 May 2008
Product data sheet
1. General description
The 74LVT245B is a high-performance BiCMOS product designed for V
CC
operation at
3.3 V.
This device is an octal transceiver featuring non-inverting 3-state bus compatible outputs
in both send and receive directions. The control function implementation minimizes
external timing requirements. The device features an output enable (OE) input for easy
cascading and a direction (DIR) input for direction control.
2. Features
I
I
I
I
I
I
I
3-state buffers
Octal bidirectional bus interface
Input and output interface capability to systems at 5 V supply
TTL input and output switching levels
Output capability: +64 mA/−32 mA
Latch-up protection exceeds 500 mA per JEDEC Std 17
ESD protection:
N
HBM JESD22-A114E exceeds 2000 V
N
MM JESD22-A115-A exceeds 200 V
Bus-hold data inputs eliminate the need for external pull-up resistors for unused inputs
Live insertion/extraction permitted
Power-up 3-state
No bus current loading when output is tied to 5 V bus
I
I
I
I
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74LVT245BD
74LVT245BDB
−40 °C
to +85
°C
−40 °C
to +85
°C
SO20
SSOP20
TSSOP20
Description
plastic small outline package; 20 leads;
body width 7.5 mm
plastic shrink small outline package; 20 leads;
body width 5.3 mm
plastic thin shrink small outline package; 20 leads;
body width 4.4 mm
Version
SOT163-1
SOT339-1
SOT360-1
SOT764-1
Type number
74LVT245BPW
−40 °C
to +85
°C
74LVT245BBQ
−40 °C
to +85
°C
DHVQFN20 plastic dual in-line compatible thermal enhanced very
thin quad flat package; no leads; 20 terminals;
body 2.5
×
4.5
×
0.85 mm
NXP Semiconductors
74LVT245B
3.3 V octal transceiver with direction pin (3-state)
4. Functional diagram
DIR
OE
2
A0
B0
3
A1
B1
4
A2
B2
5
A3
B3
6
A4
B4
7
A5
4
B5
8
A6
6
B6
9
A7
8
B7
11
9
mna175
1
19
18
17
19
16
1
G3
3EN1
3EN2
15
2
14
3
1
2
18
17
16
15
14
13
12
11
13
5
12
7
mna174
Fig 1.
Logic diagram
Fig 2.
IEC logic symbol
74LVT245B_2
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 — 8 May 2008
2 of 15
NXP Semiconductors
74LVT245B
3.3 V octal transceiver with direction pin (3-state)
5. Pinning information
5.1 Pinning
74LVT245B
terminal 1
index area
A0
A1
DIR
A0
A1
A2
A3
A4
A5
A6
A7
1
2
3
4
5
6
7
8
9
20 V
CC
19 OE
18 B0
17 B1
16 B2
15 B3
14 B4
13 B5
12 B6
11 B7
001aah723
2
3
4
5
6
7
8
9
GND 10
B7 11
GND
(1)
20 V
CC
19 OE
18 B0
17 B1
16 B2
15 B3
14 B4
13 B5
12 B6
A2
A3
A4
A5
A6
A7
74LVT245B
1
DIR
GND 10
001aah724
Transparent top view
(1) The die substrate is attached to this pad using
conductive die attach material. It can not be used as a
supply pin or input.
Fig 3.
Pin configuration for SO20 and (T)SSOP20
Fig 4.
Pin configuration for DHVQFN20
5.2 Pin description
Table 2.
Symbol
DIR
A0 to A7
GND
B0 to B7
OE
V
CC
Pin description
Pin
1
2, 3, 4, 5, 6, 7, 8, 9
10
18, 17, 16, 15, 14, 13, 12, 11
19
20
Description
direction control
data input/output
ground (0 V)
data input/output
output enable input (active LOW)
supply voltage
74LVT245B_2
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 — 8 May 2008
3 of 15
NXP Semiconductors
74LVT245B
3.3 V octal transceiver with direction pin (3-state)
6. Functional description
Table 3.
Inputs
OE
L
L
H
[1]
Function selection
Inputs/outputs
DIR
L
H
X
An
An = Bn
inputs
Z
Bn
inputs
Bn = An
Z
H = HIGH voltage level;
L = LOW voltage level;
X = don’t care;
Z = high impedance OFF-state.
7. Limiting values
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
[1][2]
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
T
stg
T
j
P
tot
[1]
Parameter
supply voltage
input voltage
output voltage
input clamping current
output clamping current
output current
storage temperature
junction temperature
total power dissipation
Conditions
[3]
Min
−0.5
−0.5
−0.5
−50
−50
-
−64
−65
[2]
Max
+4.6
+7.0
+7.0
-
-
128
-
+150
150
500
Unit
V
V
V
mA
mA
mA
mA
°C
°C
mW
output in OFF or HIGH state
V
I
< 0
V
O
< 0
output in LOW state
output in HIGH state
[3]
-
-
T
amb
=
−40 °C
to +85
°C
[4]
Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.
The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction
temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150
°C.
The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
For SO20 packages: above 70
°C
derate linearly with 8 mW/K.
For SSOP20 and TSSOP20 packages: above 60
°C
derate linearly with 5.5 mW/K.
For DHVQFN20 packages: above 60
°C
derate linearly with 4.5 mW/K.
[2]
[3]
[4]
74LVT245B_2
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 — 8 May 2008
4 of 15
NXP Semiconductors
74LVT245B
3.3 V octal transceiver with direction pin (3-state)
8. Recommended operating conditions
Table 5.
V
CC
V
I
I
OH
I
OL
T
amb
∆t/∆V
Recommended operating conditions
Conditions
Min
2.7
0
-
-
current duty cycle
≤
50 %; f
i
≥
1 kHz
ambient temperature
input transition rise and fall rate
in free air
output enabled
-
−40
0
Max
3.6
5.5
−32
32
64
+85
10
Unit
V
V
mA
mA
mA
°C
ns/V
supply voltage
input voltage
HIGH-level output current
LOW-level output current
Symbol Parameter
9. Static characteristics
Table 6.
Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
IK
V
IH
V
IL
V
OH
input clamping voltage
HIGH-level input voltage
LOW-level input voltage
HIGH-level output voltage
V
CC
= 2.7 V to 3.6 V; I
OH
=
−100 µA
V
CC
= 2.7 V; I
OH
=
−8
mA
V
CC
= 3.0 V; I
OH
=
−32
mA
V
OL
LOW-level output voltage
V
CC
= 2.7 V; I
OL
= 100
µA
V
CC
= 2.7 V; I
OL
= 24 mA
V
CC
= 3.0 V; I
OL
= 16 mA
V
CC
= 3.0 V; I
OL
= 32 mA
V
CC
= 3.0 V; I
OL
= 64 mA
I
I
input leakage current
control pins
V
CC
= 0 V or 3.6 V; V
I
= 5.5 V
V
CC
= 3.6 V; V
I
= V
CC
or GND
I/O data pins
V
CC
= 3.6 V; V
I
= 5.5 V
V
CC
= 3.6 V; V
I
= V
CC
V
CC
= 3.6 V; V
I
= 0 V
I
OFF
I
LO
I
O(pu/pd)
I
BHL
I
BHH
I
BHLO
power-off leakage current
output leakage current
power-up/power-down
output current
bus hold LOW current
bus hold HIGH current
bus hold LOW
overdrive current
V
CC
= 0 V; V
I
or V
O
= 0 V to 4.5 V
V
O
= 5.5 V; V
CC
= 3.6 V; output HIGH
V
CC
≤
1.2 V V
O
= 0.5 V to V
CC;
V
I
= GND or V
CC
; OE = don’t care
V
CC
= 3.0 V; V
I
= 0.8 V
V
CC
= 3.0 V; V
I
= 2.0 V
V
CC
= 0 V to 3.0 V; V
I
= 3.6 V
[3]
[2]
Conditions
V
CC
= 2.7 V; I
IK
=
−18
mA
−40 °C
to +85
°C
Min
−1.2
2.0
-
2.4
2.0
-
-
-
-
-
-
-
-
−5
-
-
-
75
−150
500
Typ
[1]
−0.9
-
-
2.5
2.2
0.1
0.3
0.25
0.3
0.4
1
±0.1
1
0.1
−1
1
60
15
150
−75
-
Max
-
-
0.8
-
-
-
0.2
0.5
0.4
0.5
0.55
10
±1
20
1
-
125
Unit
V
V
V
V
V
V
V
V
V
µA
µA
µA
µA
µA
µA
V
CC
−
0.2 V
CC
−
0.1
±100 µA
±100 µA
-
-
-
µA
µA
µA
[4]
74LVT245B_2
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 02 — 8 May 2008
5 of 15
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
