74HCT299,74HCT299 pdf中文资料,74HCT299引脚图,74HCT299电路-Datasheet-电子工程世界

Datasheet> 器件分类 > 74HCT299

文档预览

74HCT299: 产品描述8-Bit Parallel-Out Serial Shift Registers 14-PDIP -40 to 85; 文件大小124KB，共24页; 制造商NXP(恩智浦); 官网地址https://www.nxp.com

下载文档选型对比全文预览

74HCT299概述

8-Bit Parallel-Out Serial Shift Registers 14-PDIP -40 to 85

文档预览

下载PDF文档

全文
预览

74HC299; 74HCT299

8-bit universal shift register; 3-state

Rev. 03 — 28 July 2008

Product data sheet

1. General description

The 74HC299; 74HCT299 are high-speed Si-gate CMOS devices which are

pin-compatible with Low-power Schottky TTL (LSTTL) devices. They are speciﬁed in

compliance with JEDEC standard no. 7A.

The 74HC299; 74HCT299 contain eight edge-triggered D-type ﬂip-ﬂops and the

interstage logic necessary to perform synchronous shift-right, shift-left, parallel load and

hold operations. An operation is determined by the mode select inputs S0 and S1, as

shown in

Table 3.

Pins I/O0 to I/O7 are ﬂip-ﬂop 3-state buffer outputs which allow them to operate as data

inputs in parallel load mode. The serial outputs Q0 and Q7 are used for expansion in

serial shifting of longer words.

A LOW signal on the asynchronous master reset input MR overrides the Sn and clock CP

inputs and resets the ﬂip-ﬂops. All other state changes are initiated by the rising edge of

the clock pulse. Inputs can change when the clock is in either state, provided that the

recommended set-up and hold times are observed.

A HIGH signal on the 3-state output enable inputs OE1 or OE2 disables the 3-state

buffers and the I/On outputs are set to the high-impedance OFF-state. In this condition,

the shift, hold, load and reset operations still occur when preparing for a parallel load

operation. The 3-state buffers are also disabled by HIGH signals on both S0 and S1.

2. Features

Multiplexed inputs/outputs provide improved bit density

Four operating modes:

Shift left

Shift right

Hold (store)

Load data

Operates with output enable or at high-impedance OFF-state (Z)

3-state outputs drive bus lines directly

Cascadable for n-bit word lengths

ESD protection:

HBM JESD22-A114E exceeds 2000 V

MM JESD22-A115-A exceeds 200 V

Speciﬁed from

−40 °C

to +85

°C

and from

−40 °C

to +125

°C

74HCT299相似产品对比

	74HCT299	74HC299	74HC299N	74HC299PW	74HCT299D	74HCT299DB	74HCT299PW
描述	8-Bit Parallel-Out Serial Shift Registers 14-PDIP -40 to 85	8-Bit Parallel-Out Serial Shift Registers 14-PDIP -40 to 85	8-Bit Parallel-Out Serial Shift Registers 14-PDIP -40 to 85	8-Bit Parallel-Out Serial Shift Registers 14-PDIP -40 to 85	8-Bit Parallel-Out Serial Shift Registers 14-PDIP -40 to 85	8-Bit Parallel-Out Serial Shift Registers 14-PDIP -40 to 85	8-Bit Parallel-Out Serial Shift Registers 14-PDIP -40 to 85
是否无铅	-	-	不含铅	-	不含铅	不含铅	不含铅
是否Rohs认证	-	-	符合	符合	符合	符合	符合
厂商名称	-	-	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)	NXP(恩智浦)
零件包装代码	-	-	DIP	TSSOP	SOIC	SSOP2	TSSOP
包装说明	-	-	DIP, DIP20,.3	PLASTIC, TSSOP1-20	SOP, SOP20,.4	SSOP, SSOP20,.3	PLASTIC, TSSOP1-20
针数	-	-	20	20	20	20	20
Reach Compliance Code	-	-	unknow	unknow	unknow	unknow	unknow
其他特性	-	-	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL	HOLD MODE; COMMON I/O PINS; TOTEMPOLE SERIAL SHIFT RIGHT & SHIFT LEFT OUTPUTS; GATED OUTPUT CONTROL
计数方向	-	-	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL	BIDIRECTIONAL
系列	-	-	HC/UH	HC/UH	HCT	HCT	HCT
JESD-30 代码	-	-	R-PDIP-T20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20	R-PDSO-G20
JESD-609代码	-	-	e4	-	e4	e4	e4
长度	-	-	26.73 mm	6.5 mm	12.8 mm	7.2 mm	6.5 mm
负载电容（CL）	-	-	50 pF	50 pF	50 pF	50 pF	50 pF
逻辑集成电路类型	-	-	PARALLEL IN PARALLEL OUT	PARALLEL IN PARALLEL OUT	PARALLEL IN PARALLEL OUT	PARALLEL IN PARALLEL OUT	PARALLEL IN PARALLEL OUT
最大频率@ Nom-Su	-	-	20000000 Hz	20000000 Hz	20000000 Hz	20000000 Hz	20000000 Hz
位数	-	-	8	8	8	8	8
功能数量	-	-	1	1	1	1	1
端子数量	-	-	20	20	20	20	20
最高工作温度	-	-	125 °C	125 °C	125 °C	125 °C	125 °C
最低工作温度	-	-	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
输出特性	-	-	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
输出极性	-	-	TRUE	TRUE	TRUE	TRUE	TRUE
封装主体材料	-	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
封装代码	-	-	DIP	TSSOP	SOP	SSOP	TSSOP
封装等效代码	-	-	DIP20,.3	TSSOP20,.25	SOP20,.4	SSOP20,.3	TSSOP20,.25
封装形状	-	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
封装形式	-	-	IN-LINE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）	-	-	NOT SPECIFIED	260	260	260	260
电源	-	-	2/6 V	2/6 V	5 V	5 V	5 V
传播延迟（tpd）	-	-	60 ns	60 ns	56 ns	56 ns	56 ns
认证状态	-	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
座面最大高度	-	-	4.2 mm	1.1 mm	2.65 mm	2 mm	1.1 mm
最大供电电压 (Vsup)	-	-	6 V	6 V	5.5 V	5.5 V	5.5 V
最小供电电压 (Vsup)	-	-	2 V	2 V	4.5 V	4.5 V	4.5 V
标称供电电压 (Vsup)	-	-	5 V	5 V	5 V	5 V	5 V
表面贴装	-	-	NO	YES	YES	YES	YES
技术	-	-	CMOS	CMOS	CMOS	CMOS	CMOS
温度等级	-	-	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE
端子面层	-	-	Nickel/Palladium/Gold (Ni/Pd/Au)	-	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式	-	-	THROUGH-HOLE	GULL WING	GULL WING	GULL WING	GULL WING
端子节距	-	-	2.54 mm	0.65 mm	1.27 mm	0.65 mm	0.65 mm
端子位置	-	-	DUAL	DUAL	DUAL	DUAL	DUAL
处于峰值回流温度下的最长时间	-	-	NOT SPECIFIED	30	30	30	30
触发器类型	-	-	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
宽度	-	-	7.62 mm	4.4 mm	7.5 mm	5.3 mm	4.4 mm
最小 fmax	-	-	17 MHz	17 MHz	17 MHz	17 MHz	17 MHz
Base Number Matches	-	-	1	1	1	1	1
湿度敏感等级	-	-	-	1	1	1	1

74HCT299

74HCT299概述

文档预览

74HCT299相似产品对比

推荐资源