74AVCH2T45
Dual-bit, dual-supply voltage level translator/transceiver;
3-state
Rev. 03 — 6 May 2009
Product data sheet
1. General description
The 74AVCH2T45 is a dual bit, dual supply transceiver that enables bidirectional level
translation. It features two data input-output ports (nA and nB), a direction control input
(DIR) and dual supply pins (V
CC(A)
and V
CC(B)
). Both V
CC(A)
and V
CC(B)
can be supplied at
any voltage between 0.8 V and 3.6 V making the device suitable for translating between
any of the low voltage nodes (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V and 3.3 V). Pins nA and DIR
are referenced to V
CC(A)
and pins nB are referenced to V
CC(B)
. A HIGH on DIR allows
transmission from nA to nB and a LOW on DIR allows transmission from nB to nA.
The device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry disables the output, preventing any damaging backflow current through the
device when it is powered down. In suspend mode when either V
CC(A)
or V
CC(B)
are at
GND level, both A and B are in the high-impedance OFF-state.
The 74AVCH2T45 has active bus hold circuitry which is provided to hold unused or
floating data inputs at a valid logic level. This feature eliminates the need for external
pull-up or pull-down resistors.
2. Features
I
Wide supply voltage range:
N
V
CC(A)
: 0.8 V to 3.6 V
N
V
CC(B)
: 0.8 V to 3.6 V
I
High noise immunity
I
Complies with JEDEC standards:
N
JESD8-12 (0.8 V to 1.3 V)
N
JESD8-11 (0.9 V to 1.65 V)
N
JESD8-7 (1.2 V to 1.95 V)
N
JESD8-5 (1.8 V to 2.7 V)
N
JESD8-B (2.7 V to 3.6 V)
I
ESD protection:
N
HBM JESD22-A114E Class 3B exceeds 8000 V
N
MM JESD22-A115-A exceeds 200 V
N
CDM JESD22-C101C exceeds 1000 V
I
Maximum data rates:
N
500 Mbps (1.8 V to 3.3 V translation)
N
320 Mbps (< 1.8 V to 3.3 V translation)
N
320 Mbps (translate to 2.5 V or 1.8 V)
NXP Semiconductors
74AVCH2T45
Dual-bit, dual-supply voltage level translator/transceiver; 3-state
I
I
I
I
I
I
I
I
N
280 Mbps (translate to 1.5 V)
N
240 Mbps (translate to 1.2 V)
Suspend mode
Bus hold on data inputs
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 3.6 V
Low noise overshoot and undershoot < 10 % of V
CC
I
OFF
circuitry provides partial Power-down mode operation
SOT765-1 and SOT833-1 package options
Specified from
−40 °C
to +85
°C
and
−40 °C
to +125
°C
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74AVCH2T45DC
74AVCH2T45GT
74AVCH2T45GD
−40 °C
to +125
°C
−40 °C
to +125
°C
−40 °C
to +125
°C
VSSOP8
XSON8
XSON8U
Description
Version
plastic very thin shrink small outline package; 8 leads; SOT765-1
body width 2.3 mm
plastic extremely thin small outline package; no leads; SOT833-1
8 terminals; body 1
×
1.95
×
0.5 mm
plastic extremely thin small outline package; no leads; SOT996-2
8 terminals; UTLP based; body 3
×
2
×
0.5 mm
Type number
4. Marking
Table 2.
Marking
Marking code
[1]
K45
K45
K45
Type number
74AVCH2T45DC
74AVCH2T45GT
74AVCH2T45GD
[1]
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
74AVCH2T45_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 6 May 2009
2 of 31
NXP Semiconductors
74AVCH2T45
Dual-bit, dual-supply voltage level translator/transceiver; 3-state
5. Functional diagram
DIR
5
DIR
1A
2
1A
7
1B
1B
2A
3
2A
6
V
CC(A)
V
CC(B)
V
CC(A)
001aag577
2B
2B
V
CC(B)
001aag578
Fig 1. Logic symbol
Fig 2. Logic diagram
6. Pinning information
6.1 Pinning
74AVCH2T45
V
CC(A)
1A
2A
GND
1
2
3
4
001aag583
8
7
6
5
V
CC(B)
1B
2B
DIR
Fig 3.
Pin configuration SOT765-1 (VSSOP8)
74AVCH2T45
V
CC(A)
1
8
V
CC(B)
74AVCH2T45
V
CC(A)
1A
1
2
3
4
8
7
6
5
V
CC(B)
1B
2B
DIR
1A
2
7
1B
2A
3
6
2B
2A
GND
4
5
DIR
GND
001aag584
001aaj473
Transparent top view
Transparent top view
Fig 4.
Pin configuration SOT833-1 (XSON8)
Fig 5.
Pin configuration SOT996-2 (XSON8U)
74AVCH2T45_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 6 May 2009
3 of 31
NXP Semiconductors
74AVCH2T45
Dual-bit, dual-supply voltage level translator/transceiver; 3-state
6.2 Pin description
Table 3.
Symbol
V
CC(A)
1A
2A
GND
DIR
2B
1B
V
CC(B)
Pin description
Pin
1
2
3
4
5
6
7
8
Description
supply voltage port A and DIR
data input or output
data input or output
ground (0 V)
direction control
data input or output
data input or output
supply voltage port B
7. Functional description
Table 4.
Function table
[1]
Input
DIR
[3]
L
H
X
Input/output
[2]
nA
nA = nB
input
Z
nB
input
nB = nA
Z
Supply voltage
V
CC(A)
, V
CC(B)
0.8 V to 3.6 V
0.8 V to 3.6 V
GND
[4]
[1]
[2]
[3]
[4]
H = HIGH voltage level; L = LOW voltage level; X = don’t care; Z = high-impedance OFF-state.
The input circuit of the data I/O is always active.
The DIR input circuit is referenced to V
CC(A)
.
If at least one of V
CC(A)
or V
CC(B)
is at GND level, the device goes into suspend mode.
74AVCH2T45_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 6 May 2009
4 of 31
NXP Semiconductors
74AVCH2T45
Dual-bit, dual-supply voltage level translator/transceiver; 3-state
8. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC(A)
V
CC(B)
I
IK
V
I
I
OK
V
O
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
[3]
[4]
Parameter
supply voltage A
supply voltage B
input clamping current
input voltage
output clamping current
output voltage
output current
supply current
ground current
storage temperature
total power dissipation
Conditions
Min
−0.5
−0.5
Max
+4.6
+4.6
-
+4.6
-
V
CCO
+ 0.5
+4.6
±50
100
-
+150
250
Unit
V
V
mA
V
mA
V
V
mA
mA
mA
°C
mW
V
I
< 0 V
[1]
−50
−0.5
−50
[1][2][3]
[1]
V
O
< 0 V
Active mode
Suspend or 3-state mode
V
O
= 0 V to V
CCO
I
CC(A)
or I
CC(B)
−0.5
−0.5
-
-
−100
−65
T
amb
=
−40 °C
to +125
°C
[4]
-
The minimum input voltage rating and output voltage ratings may be exceeded if the input and output current ratings are observed.
V
CCO
is the supply voltage associated with the output port.
V
CCO
+ 0.5 V should not exceed 4.6 V.
For VSSOP8 package: above 110
°C
the value of P
tot
derates linearly with 8 mW/K.
For XSON8 and XSON8U packages: above 118
°C
the value of P
tot
derates linearly with 7.8 mW/K.
9. Recommended operating conditions
Table 6.
Symbol
V
CC(A)
V
CC(B)
V
I
V
O
T
amb
∆t/∆V
[1]
Recommended operating conditions
Parameter
supply voltage A
supply voltage B
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CCI
=0.8 V to 3.6 V
Active mode
Suspend or 3-state mode
[1]
Conditions
Min
0.8
0.8
0
0
0
−40
-
Max
3.6
3.6
3.6
V
CCO
3.6
+125
5
Unit
V
V
V
V
V
°C
ns/V
V
CCO
is the supply voltage associated with the output port.
74AVCH2T45_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 6 May 2009
5 of 31
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
