74LVC2G08
Dual 2-input AND gate
Rev. 12 — 2 April 2013
Product data sheet
1. General description
The 74LVC2G08 provides a 2-input AND gate function.
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of the
74LVC2G08 as a translator in a mixed 3.3 V and 5 V environment.
This device is fully specified for partial power-down applications using I
OFF
. The I
OFF
circuitry disables the output, preventing a damaging backflow current through the device
when it is powered down.
2. Features and benefits
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant outputs for interfacing with 5 V logic
High noise immunity
24
mA output drive (V
CC
= 3.0 V)
CMOS low power consumption
Complies with JEDEC standard:
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V)
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
40 C
to +85
C
and
40 C
to +125
C
NXP Semiconductors
74LVC2G08
Dual 2-input AND gate
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74LVC2G08DP
74LVC2G08DC
74LVC2G08GT
74LVC2G08GF
74LVC2G08GD
74LVC2G08GM
74LVC2G08GN
74LVC2G08GS
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
Name
TSSOP8
VSSOP8
XSON8
XSON8
XSON8
XQFN8
XSON8
XSON8
Description
plastic thin shrink small outline package; 8 leads;
body width 3 mm; lead length 0.5 mm
Version
SOT505-2
Type number
plastic very thin shrink small outline package; 8 leads; SOT765-1
body width 2.3 mm
plastic extremely thin small outline package; no leads; SOT833-1
8 terminals; body 1
1.95
0.5 mm
extremely thin small outline package; no leads;
8 terminals; body 1.35
1
0.5 mm
SOT1089
plastic extremely thin small outline package; no leads; SOT996-2
8 terminals; body 3
2
0.5 mm
plastic, extremely thin quad flat package; no leads;
8 terminals; body 1.6
1.6
0.5 mm
extremely thin small outline package; no leads;
8 terminals; body 1.2
1.0
0.35 mm
extremely thin small outline package; no leads;
8 terminals; body 1.35
1.0
0.35 mm
SOT902-2
SOT1116
SOT1203
4. Marking
Table 2.
Marking codes
Marking code
[1]
V08
V08
V08
VE
V08
V08
VE
VE
Type number
74LVC2G08DP
74LVC2G08DC
74LVC2G08GT
74LVC2G08GF
74LVC2G08GD
74LVC2G08GM
74LVC2G08GN
74LVC2G08GS
[1]
The pin 1 indicator is located on the lower left corner of the device, below the marking code.
74LVC2G08
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 12 — 2 April 2013
2 of 21
NXP Semiconductors
74LVC2G08
Dual 2-input AND gate
5. Functional diagram
&
1A
1B
2A
2B
1Y
2Y
&
001aah788
001aah789
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
A
Y
B
mna221
Fig 3.
Logic diagram (one gate)
6. Pinning information
6.1 Pinning
74LVC2G08
1A
1
8
V
CC
1B
2
7
1Y
74LVC2G08
1A
1B
2Y
GND
1
2
3
4
001aae981
8
7
6
5
V
CC
1Y
2B
2A
2Y
3
6
2B
GND
4
5
2A
001aae982
Transparent top view
Fig 4.
Pin configuration SOT505-2 and SOT765-1
Fig 5.
Pin configuration SOT833-1, SOT1089,
SOT1116 and SOT1203
74LVC2G08
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 12 — 2 April 2013
3 of 21
NXP Semiconductors
74LVC2G08
Dual 2-input AND gate
74LVC2G08
terminal 1
index area
1Y
1
V
CC
8
74LVC2G08
1A
1B
2Y
GND
1
2
3
4
8
7
6
5
V
CC
7
1A
2B
1Y
2B
2A
2A
2
6
1B
3
4
5
2Y
GND
001aae983
001aai245
Transparent top view
Transparent top view
Fig 6.
Pin configuration SOT996-2
Fig 7.
Pin configuration SOT902-2
6.2 Pin description
Table 3.
Symbol
Pin description
Pin
SOT505-2, SOT765-1, SOT833-1, SOT1089,
SOT996-2, SOT1116 and SOT1203
1A
1B
2Y
GND
2A
2B
1Y
V
CC
1
2
3
4
5
6
7
8
SOT902-2
7
6
5
4
3
2
1
8
data input
data input
data output
ground (0 V)
data input
data input
data output
supply voltage
Description
7. Functional description
Table 4.
Input
nA
L
X
H
[1]
Function table
[1]
Output
nB
X
L
H
nY
L
L
H
H = HIGH voltage level; L = LOW voltage level; X = don’t care.
74LVC2G08
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 12 — 2 April 2013
4 of 21
NXP Semiconductors
74LVC2G08
Dual 2-input AND gate
8. Limiting values
Table 5.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol
V
CC
V
I
V
O
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
[3]
Parameter
supply voltage
input voltage
output voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
Conditions
[1]
Min
0.5
0.5
0.5
0.5
50
-
-
-
100
65
Max
+6.5
+6.5
V
CC
+ 0.5
+6.5
-
50
50
100
-
+150
300
Unit
V
V
V
V
mA
mA
mA
mA
mA
C
mW
Active mode
Power-down mode
V
I
< 0 V
V
O
< 0 V or V
O
> V
CC
V
O
= 0 V to V
CC
[1]
[1][2]
T
amb
=
40 C
to +125
C
[3]
-
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
When V
CC
= 0 V (Power-down mode), the output voltage can be 5.5 V in normal condition.
For TSSOP8 package: above 55
C
the value of P
tot
derates linearly at 2.5 mW/K.
For VSSOP8 package: above 110
C
the value of P
tot
derates linearly at 8 mW/K.
For XSON8, XQFN8 packages: above 118
C
the value of P
tot
derates linearly with 7.8 mW/K.
9. Recommended operating conditions
Table 6.
Symbol
V
CC
V
I
V
O
T
amb
t/V
Operating conditions
Parameter
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate
V
CC
= 1.65 V to 2.7 V
V
CC
= 2.7 V to 5.5 V
Active mode
Power-down mode
Conditions
Min
1.65
0
0
0
40
-
-
Max
5.5
5.5
V
CC
5.5
+125
20
10
Unit
V
V
V
V
C
ns/V
ns/V
74LVC2G08
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 12 — 2 April 2013
5 of 21
TI技术论坛
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
