TSM110NB04LDCR
Taiwan Semiconductor
Dual N-Channel Power MOSFET
40V, 48A, 11mΩ
FEATURES
● Low R
DS(ON)
to minimize conductive losses
● Logic level
● Low gate charge for fast power switching
● 100% UIS and R
g
tested
● RoHS Compliant
● Halogen-free according to IEC 61249-2-21
KEY PERFORMANCE PARAMETERS
PARAMETER
V
DS
R
DS(on)
(max)
Q
g
V
GS
= 10V
V
GS
= 4.5V
VALUE
40
11
mΩ
16
12
nC
UNIT
V
APPLICATIONS
● BLDC Motor Control
● Battery Power Management
● DC-DC Converter
● Secondary Synchronous Rectification
PDFN56 Dual
Note:
MSL 1 (Moisture Sensitivity Level) per J-STD-020
ABSOLUTE MAXIMUM RATINGS
(T
A
= 25°C unless otherwise noted)
PARAMETER
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current
Pulsed Drain Current
Single Pulse Avalanche Current
(Note 2)
Single Pulse Avalanche Energy
Total Power Dissipation
Total Power Dissipation
(Note 2)
(Note 1)
SYMBOL
V
DS
V
GS
T
C
= 25°C
T
A
= 25°C
I
D
I
DM
I
AS
E
AS
T
C
= 25°C
T
C
= 125°C
T
A
= 25°C
T
A
= 125°C
P
D
P
D
T
J
, T
STG
LIMIT
40
±20
48
10
192
16
38
48
9.6
2
0.4
- 55 to +150
UNIT
V
V
A
A
A
mJ
W
W
°C
Operating Junction and Storage Temperature Range
THERMAL PERFORMANCE
PARAMETER
Junction to Case Thermal Resistance
Junction to Ambient Thermal Resistance
SYMBOL
R
ӨJC
R
ӨJA
MAXIMUM
2.6
61
UNIT
°C/W
°C/W
Thermal Performance Note:
R
ӨJA
is the sum of the junction-to-case and case-to-ambient thermal resistances. The case-
thermal reference is defined at the solder mounting surface of the drain pins. R
ӨJC
is guaranteed by design while R
ӨCA
is
determined by the user’s board design. The R
ӨJA
limit presented here is based on mounting on a 1 in pad of 2 oz copper.
2
1
Version: A2001
TSM110NB04LDCR
Taiwan Semiconductor
ELECTRICAL SPECIFICATIONS
(T
A
= 25°C unless otherwise noted)
PARAMETER
Static
Drain-Source Breakdown Voltage
Gate Threshold Voltage
Gate-Source Leakage Current
Drain-Source Leakage Current
Drain-Source On-State Resistance
(Note 3)
CONDITIONS
V
GS
= 0V, I
D
= 250µA
V
GS
= V
DS
, I
D
= 250µA
V
GS
= ±20V, V
DS
= 0V
V
GS
= 0V, V
DS
= 40V
V
GS
= 0V, V
DS
= 40V
T
J
= 125°C
V
GS
= 10V, I
D
= 10A
V
GS
= 4.5V, I
D
= 8A
(Note 3)
SYMBOL
BV
DSS
V
GS(TH)
I
GSS
I
DSS
MIN
40
1
--
--
--
--
--
--
TYP
--
1.6
--
--
--
8
11
34
MAX
--
2.5
±100
1
100
11
16
--
UNIT
V
V
nA
µA
R
DS(on)
g
fs
mΩ
S
Forward Transconductance
Dynamic
(Note 4)
V
DS
= 10V, I
D
= 10A
Total Gate Charge
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Gate Resistance
Switching
(Note 4)
V
GS
= 10V, V
DS
= 20V,
I
D
= 10A
V
GS
= 4.5V, V
DS
= 20V,
I
D
= 8A
Q
g
Q
g
Q
gs
Q
gd
C
iss
C
oss
C
rss
R
g
--
--
--
--
--
--
--
0.7
23
12
4
6
1269
142
82
2.2
--
--
--
--
--
--
--
4.4
Ω
pF
nC
V
GS
= 0V, V
DS
= 20V,
f = 1.0MHz
f = 1.0MHz
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
Turn-Off Fall Time
Source-Drain Diode
Forward Voltage
(Note 3)
t
d(on)
V
GS
= 10V, V
DS
= 20V,
I
D
= 10A, R
G
= 2Ω
t
r
t
d(off)
t
f
--
--
--
--
1
20
13
13
--
--
--
--
ns
V
GS
= 0V, I
S
= 10A
I
S
= 10A ,
dI/dt = 100A/μs
V
SD
t
rr
Q
rr
--
--
--
--
15
7
1.2
--
--
V
ns
nC
Reverse Recovery Time
Reverse Recovery Charge
Notes:
1.
2.
3.
4.
Silicon limited current only.
L = 0.3mH, V
GS
= 10V, V
DD
= 25V, R
G
= 25Ω, I
AS
= 16A, Starting T
J
= 25°C
Pulse test: Pulse Width ≤ 300µs, duty cycle ≤ 2%.
Switching time is essentially independent of operating temperature.
ORDERING INFORMATION
ORDERING CODE
TSM110NB04LDCR RLG
PACKAGE
PDFN56 Dual
PACKING
2,500pcs / 13” Reel
2
Version: A2001
TSM110NB04LDCR
Taiwan Semiconductor
CHARACTERISTICS CURVES
(T
A
= 25°C unless otherwise noted)
Output Characteristics
30
V
GS
=10V
V
GS
=7V
V
GS
=5V
V
GS
=4.5V
V
GS
=4V
V
GS
=3.5V
30
Transfer Characteristics
I
D
, Drain Current (A)
18
I
D
, Drain Current (A)
24
24
18
25℃
12
-55℃
6
150℃
12
6
V
GS
=3V
0
0
1
2
3
4
0
0
1
2
3
4
V
DS
, Drain to Source Voltage (V)
R
DS(ON)
, Drain-Source On-Resistance (Ω)
On-Resistance vs. Drain Current
0.016
10
V
GS
, Gate to Source Voltage (V)
Gate-Source Voltage vs. Gate Charge
V
GS
, Gate to Source Voltage (V)
V
DS
=20V
I
D
=10A
0.014
0.012
0.01
0.008
0.006
0.004
0.002
0
6
12
18
24
30
V
GS
=10V
V
GS
=4.5V
8
6
4
2
0
0
5
10
15
20
25
I
D
, Drain Current (A)
On-Resistance vs. Junction Temperature
R
DS(on)
, Drain-Source On-Resistance
(Normalized)
R
DS(on)
, Drain-Source On-Resistance (Ω)
2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
-75
-50
-25
0
25
50
75
100 125 150
V
GS
=10V
I
D
=10A
Q
g
, Gate Charge (nC)
On-Resistance vs. Gate-Source Voltage
0.04
0.035
0.03
0.025
0.02
0.015
0.01
0.005
0
3
4
5
6
7
8
9
10
I
D
=10A
T
J
, Junction Temperature (°C)
V
GS
, Gate to Source Voltage (V)
3
Version: A2001
TSM110NB04LDCR
Taiwan Semiconductor
CHARACTERISTICS CURVES
(T
A
= 25°C unless otherwise noted)
Capacitance vs. Drain-Source Voltage
BV
DSS
(Normalized)
Drain-Source Breakdown Voltage
1800
1600
1.2
BV
DSS
vs. Junction Temperature
I
D
=1mA
C, Capacitance (pF)
1400
1200
1000
800
600
400
200
0
0
10
20
CRSS
CISS
1.1
1
0.9
COSS
30
40
0.8
-75
-50
V
DS
, Drain to Source Voltage (V)
Maximum Safe Operating Area, Junction-to-Case
1000
T
J
, Junction Temperature (°C)
-25
0
25
50
75
100 125 150
Source-Drain Diode Forward Current vs. Voltage
100
100
R
DS(ON)
I
S
, Reverse Drain Current (A)
I
D
, Drain Current (A)
10
10
SINGLE PULSE
R
ӨJC
=2.6°C/W
T
C
=25°C
1
0.1
1
10
100
1
150℃
25℃ -55℃
0.1
0.2
0.4
0.6
0.8
1
1.2
V
DS
, Drain to Source Voltage (V)
10
V
SD
, Body Diode Forward Voltage (V)
Normalized Thermal Transient Impedance, Junction-to-Case
Normalized Effective Transient
Thermal Impedance, Z
ӨJC
SINGLE PULSE
R
ӨJC
=2.6°C/W
1
0.1
Duty=0.5
Duty=0.2
Duty=0.1
Duty=0.05
Duty=0.02
Duty=0.01
Single
0.001
0.01
Notes:
Duty = t
1
/ t
2
T
J
= T
C
+ P
DM
x Z
ӨJC
x R
ӨJC
0.1
0.01
0.0001
t, Square Wave Pulse Duration (sec)
4
Version: A2001
TSM110NB04LDCR
Taiwan Semiconductor
PACKAGE OUTLINE DIMENSIONS
(Unit:
Millimeters)
PDFN56 Dual
SUGGESTED PAD LAYOUT
(Unit:
Millimeters)
MARKING DIAGRAM
Y
WW
L
F
= Year Code
= Week Code (01~52)
= Lot Code (1~9,A~Z)
= Factory Code
TSC
110NB04LD
YWWLF
5
Version: A2001
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
