The Reset signal (RST) must be active (Low) on power up and must
remain low while all the power signals (V
DD
, V
DDQ
, V
MATCH
) and the clock
signals (CLK2X, PHASEN) become stable. The V
DD
supply need to begin
ramping up first, followed by the V
DDQ
supply, and the by the V
MATCH
supply. For power down reverse this order. The IPC will respond to the
reset by asynchronously tri-stating the I/O’s and output pins which
prevents bus contention. The internal logic and System Configuration
Register comes out of reset synchronously after the clock signals stabilize
and V
MATCH
, V
DD
and V
DDQ
supplies ramp to operating levels. The
Enable (En) bit in the System Configuration Register is reset to “0”.
Device Identification:
After the power supplies and clock signals have stabilized, the IPC
requires that the
RST
and REQSTB signals be low and the clock signals
be active for a minimum of thirty-two CLK2X clock cycles to insure proper
initialization. Next deactivate the
RST
signal to commence IPC operations.
Set the CONFIGIN signal high for a minimum of sixteen CLK2X clock cycles
to set the Device ID in the Depth Expansion Register. Once the sixteen
CLK2X cycles have passed the IPC is ready to begin initialization
procedures.
ASIC/FPGA Handshaking of signals:
The user must initially set the LC bit in the System Configuration Register
to enable the handshaking of signals back to the ASIC/FPGA. This enables
the RDACK, HITACK and VALID signals to be driven.
Set the REQSTB signal High for two CLK2X cycles to signal the start
of a valid IPC operation and do the following: On the Command Bus select
the Write instruction, set the CMD bits [3:0] to “0100” and zeros on the rest
of the Command Bus. On the Request Bus, select the System Configuration
Register, set the Request Bus bits [8:1] to “0000 0011” and zeros to the
rest of the Command bus bits.
Next deactivate the REQSTB signal (Low), set the Request Bus bit [28]
to a “1” and zeros to the rest of the bus for two CLK2X cycles. This will set
the LC bit in the System Configuration Register to a "1", and zeros to the
remaining bits of the SCR. The rest of the SCR is configured in the last
sequence as shown in Table 5.0.
Table 1.0 Power Sequence
Step
Pins / Signals
RST,V
MATCH,
V
DD
,V
DDQ
,
CLK2X,
PHASEN
REQSTB,
RST
CONFIGIN
REQSTB
4a
(2)
Procedure
Activate
Reset, Ramp
up supply &
clock signals
Reset internal
logic and
registers
Set High
Activate
Select Write
Instruction
Select SCR
De-activate
Set LC bit
Description
RST
must be active (low) at power up and remain active until Step 3.
Power supplies and Clock signals need to ramp up to operating
conditions and become stable. VDDQ can not ramp up ahead of VDD.
After signals of Step 1 are stable, REQSTB and
RST
must be low for thirty-two
CLK2X cycles to insure that all internal logic and registers are fully reset.
De-activate
RST
signal to commence IPC operations. Set CONFIGIN signal high
for a sixteen CLK2X cycles to set the Device ID in the Device Expansion Register
Activate REQSTB (High) for two CLK2X cycles to signal the start of a valid operation.
Using Command Bus select Write instruction, set CMD [3:0] bits to "0100", zeros to rest of bus.
Using Request Bus select System Configuration Register,
set Request Bus bits [8:1] to "0000 0011", zeros to rest of bus.
De-activate REQSTB (Low).
Using Request Bus, set the LC bit [28] to a 1 in the SCR, zeros to rest of bus.
The Background Write of Data Array is described in the next section.
# of CLK2X
cycles
1
(1)
NA
2
32
16
3
Command
Bus
Request
Bus
REQSTB
2
4b
(2)
Request
Bus
2
5331 tbl 01
NOTE:
1. It is very important that the voltage on the input pins never exceeds the VDDQ level by more than 300mV. Higher voltages could turn on the ESD diodes and the
device could be exposed to very high electrical currents which would permanently damage the device.
2. If the ASIC/FPGA does not require the handshake signals during initialization then the LC bit does not have to be enabled until the System Configuration Register is
When the IPC device powers up random information is stored in the
Data Array. It is recommended that the entire Data Array be initialized to
prevent a false match from occurring in an un-initialized location. The Data
Array should be initialized to all zeros.
Sequence:
Data Array
The procedure to initialize that Data Array is as follows: Signal the start
of the a valid operation by activating the REQSTB signal (High) for two
CLK2X cycles. On the Command Bus select the Write instruction, set the
CMD bits [3:0] to “0100” and zeros to the rest of the Command Bus. On
the Request Bus, select the Access Type set bits [25:24] to “01” for Data
Array, set the GMR Select bits [23:22] to "11" for no masking, the Address
field bits [15:1] to all zeros (initial Address) and the rest of the Request Bus
bits to zeros.
Next deactivate the REQSTB signal (Low), set the Request Bus bits
[71:0] to all 0's for two CLK2X cycles. Repeat this sequence for all of the
64K Data entries, increment the Address location by 1 until all of the entries
have been initialized.
Table 2.0 Background Sequence
Step
Pins / Buses
REQSTB
5a
(3)
Command
Bus
Request
Bus
REQSTB
5b
(3)
Procedure
Activate
Select Write
Instruction
Select Data
Entries
De-activate
Write 0's to
Data Array
Description
Activate REQSTB (High) for two CLK2X cycles to signal the start of a valid operation.
Using the Command Bus select Write instruction, set CMD [3:0] bits to "0100", zeros to rest of bus.
Using Request Bus set: Access Type bits [25:24] to "01" for Data, GMR Select bits [23:22] to "11"
for no masking, Address field bits [15:1] to all zeros (initial Address) and zeros to the rest of bus.
De-activate REQSTB (Low).
Set "0's" on all Request Bus bits [71:0].
Repeat Step 5 for every Data Address location.
The Initialization of the Global Mask Registers is described in the next section.
# of CLK2X
cycles
2
Request
Bus
2
5331 tbl 02
NOTE:
3. Repeat this step for the entire Data Array, increment the Address location by 1 until all 64K Data entries are initialized. This takes 262,144 CLK2X cycles.
2008年7月9日, CombOLED 研究项目的工作重点是开发出高性价比的生产工艺，以实现有机发光二极管 (OLED) 的量产。欧司朗光电半导体公司固态照明部主管 Bernhard Stapp 表示：“该项目由欧盟提供资金支持，欧司朗负责协调运作，旨在为推行新型照明光源应用创造必要的条件。”这包括采用性价比卓越的方法构建新型元件架构，从而生产出大幅面透明光源。作为 LED 市场的创新推...[详细]
UHF和HF都是一般的技术分类，不过每一类都有独立的支持协议。HF在13.56MHz频段更具有一致性，虽然国际业内行业标准很多。UHF RFID在858-960MHz频段已商业化。同时也有多种国际标准支持，包括EPC global Gen 2。 标签与读写器通过无线链接交换数据。链接可以通过适合任何频段的、具有不同读取范围和抗干扰性的EMF或RF场实现。HF RFID技术主要通过电磁场传送信...[详细]
目前医疗监护中无法动态掌握患者信息，一旦患者病情恶化，无法在第一时间实施抢救，对数据信息维护效率低。 文中首先阐述了蓝牙技术及其在医疗监护中应用的可行性，然后设计了系统框架，给出了具体功能，BlueTooth Wireless Communication Technology Application in Medical Monitoring包括数据采集和语音报警，最后对蓝牙信号在传输...[详细]
嵌入式系统
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
