电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

IDT6168LA25EB

产品描述Standard SRAM, 4KX4, 25ns, CMOS, CDFP20, 0.300 INCH, CERPACK-20
产品类别存储    存储   
文件大小76KB,共8页
制造商IDT (Integrated Device Technology)
下载文档 详细参数 全文预览

IDT6168LA25EB概述

Standard SRAM, 4KX4, 25ns, CMOS, CDFP20, 0.300 INCH, CERPACK-20

IDT6168LA25EB规格参数

参数名称属性值
是否Rohs认证不符合
厂商名称IDT (Integrated Device Technology)
零件包装代码DFP
包装说明0.300 INCH, CERPACK-20
针数20
Reach Compliance Codenot_compliant
ECCN代码3A001.A.2.C
最长访问时间25 ns
I/O 类型COMMON
JESD-30 代码R-GDFP-F20
JESD-609代码e0
内存密度16384 bit
内存集成电路类型STANDARD SRAM
内存宽度4
功能数量1
端口数量1
端子数量20
字数4096 words
字数代码4000
工作模式ASYNCHRONOUS
最高工作温度125 °C
最低工作温度-55 °C
组织4KX4
输出特性3-STATE
可输出NO
封装主体材料CERAMIC, GLASS-SEALED
封装代码DFP
封装等效代码FL20,.3
封装形状RECTANGULAR
封装形式FLATPACK
并行/串行PARALLEL
电源5 V
认证状态Not Qualified
筛选级别38535Q/M;38534H;883B
座面最大高度2.3368 mm
最小待机电流2 V
最大压摆率0.1 mA
最大供电电压 (Vsup)5.5 V
最小供电电压 (Vsup)4.5 V
标称供电电压 (Vsup)5 V
表面贴装YES
技术CMOS
温度等级MILITARY
端子面层Tin/Lead (Sn/Pb)
端子形式FLAT
端子节距1.27 mm
端子位置DUAL
宽度6.9215 mm

文档预览

下载PDF文档
CMOS STATIC RAM
16K (4K x 4-BIT)
Integrated Device Technology, Inc.
IDT6168SA
IDT6168LA
FEATURES:
• High-speed (equal access and cycle time)
— Military: 15/20/25/35/45/55/70/85/100ns (max.)
— Commercial: 15/20/25/35ns (max.)
• Low power consumption
• Battery backup operation—2V data retention voltage
(IDT6168LA only)
• Available in high-density 20-pin ceramic or plastic DIP, 20-
pin SOlC, 20-pin CERPACK and 20-pin leadless chip carrier
• Produced with advanced CMOS high-performance
technology
• CMOS process virtually eliminates alpha particle soft-error
rates
• Bidirectional data input and output
• Military product compliant to MIL-STD-883, Class B
DESCRIPTION:
The IDT6168 is a 16,384-bit high-speed static RAM orga-
nized as 4K x 4. It is fabricated using lDT’s high-performance,
high-reliability CMOS technology. This state-of-the-art tech-
nology, combined with innovative circuit design techniques,
provides a cost-effective approach for high-speed memory
applications.
Access times as fast 15ns are available. The circuit also
offers a reduced power standby mode. When
CS
goes HIGH,
the circuit will automatically go to, and remain in, a standby
mode as long as
CS
remains HIGH. This capability provides
significant system-level power and cooling savings. The low-
power (LA) version also offers a battery backup data retention
capability where the circuit typically consumes only 1µW
operating off a 2V battery. All inputs and outputs of the
IDT6168 are TTL-compatible and operate from a single 5V
supply.
The IDT6168 is packaged in either a space saving 20-pin,
300-mil ceramic or plastic DIP, 20-pin CERPACK, 20-pin
SOIC, or 20-pin leadless chip carrier, providing high board-
level packing densities.
Military grade product is manufactured in compliance with
the latest revision of MIL-STD-883, Class B, making it ideally
suited to military temperature applications demanding the
highest level of performance and reliability.
FUNCTIONAL BLOCK DIAGRAM
A
0
V
CC
GND
ADDRESS
DECODER
16,384-BIT
MEMORY ARRAY
A
11
I/O
0
I/O
1
I/O
2
I/O
3
I/O CONTROL
INPUT
DATA
CONTROL
CS
WE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
3090 drw 01
MILITARY AND COMMERCIAL TEMPERATURE RANGE
©1994
Integrated Device Technology, Inc.
MAY 1994
DSC-1121/1
5.2
1
动态内存分配
典型的内存分配的使用方法: unsigned char *buf; buf=(unsigned char*)malloc(512*sizeof(unsigned char)); //生成一个堆栈内存 free(buf); //释放内存 在CCS5.3的设置中,你并没 ......
liuming759 微控制器 MCU
食物相宜相克表
本帖最后由 wangfuchong 于 2014-1-10 17:02 编辑 自己也贴在这里备查。哎,打印机坏了 请注意,网上摘抄,不一定十分科学,有些不一定正确,因为这些东西就是所谓专家说没问题也不一定就是 ......
wangfuchong 聊聊、笑笑、闹闹
Use TPS65994AD and TUSB1044 to Achieve USB3.1 Gen2+DP1.4 at Type-C Port
USB Type-C日益普及,广泛应用于笔记电脑,手机,台式机和工业PC等领域,在这些应用场合往往需要Type-C 接口既支持高速数据传输,同时也能够支持多媒体功能。本文主要介绍如何通过TPS65994AD和T ......
qwqwqw2088 模拟与混合信号
触摸屏驱动程序问题
主芯片是飞利浦SAA7750芯片,触摸屏采用的是四线式电阻屏。用的是ADS编译环境。程序的流程大致是 通过对IO口的控制,从ADC通道读出四个数值,X方向、Y方向触点电压及求触点压力大小的Z1、Z2电 ......
玉司韶 ARM技术
MSP430之4系列官方示例代码
本来是想方便大家查阅把各种型号系列写在标题里的,但是标题有80字的限制,这个帖子的附件中包含了4系列各种型号的MSP430的示例代码包括以下类型:MSP430F41x2 MSP430F42x0 MSP430FG42x0 MSP ......
wstt 微控制器 MCU
求这个电路为何无法防极性反接?
这是一个后备充、放电电路。本来要设计成电池充电端防短路、防反接,当出现这两个故障时,后续供电不中断的。 防短路原理:15V正在输入时,短路电池充电端,N_1的Vbe=0而截止,导致P-MOS(a) ......
urcllr 电源技术

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 850  1262  1017  252  736  59  55  24  45  29 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved