Low Skew, 1-TO-4 LVCMOS / LVTTL
Inverting Fanout Buffer
PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES MAY 6, 2017
8304-01
DATASHEET
G
ENERAL
D
ESCRIPTION
The 8304-01 is a low skew, 1-to-4 Inverting Fanout Buffer.
The 8304-01 is characterized at full 3.3V for input V
DD
, and
mixed 3.3V and 2.5V for output operating supply modes
(V
DDO
). Guaranteed output and part-to-part skew characteris-
tics make the 8304-01 ideal for those clock distribution
applications demanding well defined performance and re-
peatability.
F
EATURES
•
4 LVCMOS / LVTTL outputs
•
LVCMOS/LVTTL clock input
•
Maximum output frequency: 166MHz
•
Output skew: 50ps (maximum)
•
Part-to-part skew: 600ps (maximum)
•
Small 8 lead SOIC package saves board space
•
3.3V input, outputs may be either 3.3V or 2.5V supply
modes
•
0°C to 70°C ambient operating temperature
•
Lead-Free package fully RoHS compliant
•
For functional replacement part use 8304AMLF
B
LOCK
D
IAGRAM
nQ0
P
IN
A
SSIGNMENT
V
DDO
V
DD
CLK
GND
1
2
3
4
8
7
6
5
nQ3
nQ2
nQ1
nQ0
nQ1
CLK
nQ2
8304-01
8-Lead SOIC
3.8mm x 4.8mm x 1.47mm package body
M Package
Top View
nQ3
8304-01 REVISION D 5/9/16
1
©2016 Integrated Device Technology, Inc.
8304-01 DATA SHEET
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1
2
3
4
5
6
7
8
Name
V
DDO
V
DD
CLK
GND
nQ0
nQ1
nQ2
nQ3
Power
Power
Input
Power
Output
Output
Output
Output
Type
Description
Output supply pin.
Core supply pin.
Pulldown LVCMOS / LVTTL clock input.
Power supply ground.
Inverted version of clock input. LVCMOS / LVTTL interface levels.
Inverted version of clock input. LVCMOS / LVTTL interface levels.
Inverted version of clock input. LVCMOS / LVTTL interface levels.
Inverted version of clock input. LVCMOS / LVTTL interface levels.
NOTE:
Pulldown
refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
C
PD
R
PULLDOWN
R
OUT
Parameter
Input Capacitance
Power Dissipation Capacitance
(per output)
Input Pulldown Resistor
Output Impedance
V
DD
, V
DDO
= 3.465V
51
7
Test Conditions
Minimum
Typical
4
15
Maximum
Units
pF
pF
kΩ
Ω
LOW SKEW, 1-TO-4
LVCMOS / LVTTL INVERTING FANOUT BUFFER
2
REVISION D 5/9/16
8304-01 DATA SHEET
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
DD
X
Inputs, V
DD
Outputs, V
DDO
Package Thermal Impedance,
θ
JA
Storage Temperature, T
STG
4.6V
-0.5V to V
DD
+ 0.5 V
-0.5V to V
DDO
+ 0.5V
112.7°C/W (0 lfpm)
-65°C to 150°C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions
beyond those listed in the
DC Characteristics
or
AC Charac-
teristics
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
T
ABLE
3A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= V
DDO
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
V
DD
V
DDO
I
DD
I
DDO
Parameter
Core Supply Voltage
Output Power Supply Voltage
Power Supply Current
Output Supply Current
Test Conditions
Minimum
3.135
3.135
Typical
3.3
3.3
Maximum
3.465
3.465
15
8
Units
V
V
mA
mA
T
ABLE
3B. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
DD
= V
DDO
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
V
IH
V
IL
I
IH
I
IL
V
OH
V
OL
Parameter
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Ω
Test Conditions
Minimum
2
-0.3
Typical
Maximum
V
DD
+ 0.3
1.3
150
Units
V
V
µA
µA
V
V
DD
= V
IN
= 3.465V
V
DD
= 3.465V, V
IN
= 0V
-5
2.6
0.5
V
NOTE 1: Outputs terminated with 50 to V
DDO
/2. See Parameter Measurement Information Section”,
“3.3V Output Load Test Circuit”.
T
ABLE
4A. AC C
HARACTERISTICS
,
V
DD
= V
DDO
= 3.3V±5%, T
A
= 0°C
TO
70°C
Symbol
f
MAX
t
PD
tsk(o)
tsk(pp)
t
R
t
F
odc
Parameter
Output Frequency
Propagation Delay; NOTE 1
Output Skew; NOTE 2, 4
Part-to-Part Skew; NOTE 3, 4
Output Rise Time
Output Fall Time
Output Duty Cycle
30% to 70%
30% to 70%
f
≤
166MHz
250
250
40
ƒ
≤
166MHz
2.3
Test Conditions
Minimum
Typical
Maximum
166
3.5
50
600
500
500
60
Units
MHz
ns
ps
ps
ps
ps
%
All parameters measured at 166MHz unless noted otherwise.
NOTE 1: Measured from V
DD
/2 of the input to V
DDO
/2 of the output. Measured from the rising edge of
the input to the falling edge of the output.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at V
DDO
/2.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages
and with equal load conditions. Using the same type of inputs on each device, the outputs are measured
at V
DDO
/2.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
REVISION D 5/9/16
3
LOW SKEW, 1-TO-4
LVCMOS / LVTTL INVERTING FANOUT BUFFER
8304-01 DATA SHEET
T
ABLE
3C. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
DD
= 3.3V±5%, V
DDO
= 2.5V±5%, T
A
= 0°C
TO
70°C
Symbol
V
DD
V
DDO
I
DD
I
DDO
Parameter
Core Supply Voltage
Output Supply Voltage
Power Supply Current
Output Supply Current
Test Conditions
Minimum
3.135
2.375
Typical
3.3
2.5
Maximum
3.465
2.625
15
8
Units
V
V
mA
mA
T
ABLE
3D. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
DD
= 3.3V±5%, V
DDO
= 2.5V±5%, T
A
= 0°C
TO
70°C
Symbol
V
IH
V
IL
I
IH
I
IL
V
OH
V
OL
Parameter
Input High Voltage
Input Low Voltage
Input High Current
Input Low Current
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Ω
Test Conditions
Minimum
2
-0.3
Typical
Maximum
V
DD
+ 0.3
1.3
150
Units
V
V
µA
µA
V
V
DD
= V
IN
= 3.465V
V
DD
= 3.465V, V
IN
= 0V
-5
2.1
0.5
V
NOTE 1: Outputs terminated with 50 to V
DDO
/2. See Parameter Measurement Information Section,
“3.3V/2.5V Output Load Test Circuit”.
T
ABLE
4B. AC C
HARACTERISTICS
,
V
DD
= 3.3V±5%, V
DDO
= 2.5V±5%, T
A
= 0°C
TO
70°C
Symbol
f
MAX
t
PD
tsk(o)
tsk(pp)
t
R
t
F
odc
Parameter
Maximum Output Frequency
Propagation Delay; NOTE 1
Output Skew; NOTE 2, 4
Part-to-Part Skew; NOTE 3, 4
Output Rise Time
Output Fall Time
Output Duty Cycle
30% to 70%
30% to 70%
f
≤
166MHz
250
250
40
ƒ
≤
166MHz
2.5
Test Conditions
Minimum
Typical
Maximum
166
3.6
50
600
500
500
60
Units
MHz
ns
ps
ps
ps
ps
%
All parameters measured at 166MHz unless noted otherwise.
NOTE 1: Measured from V
DD
/2 of the input to V
DDO
/2 of the output. Measured from the rising edge of
the input to the falling edge of the output.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at V
DDO
/2.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages
and with equal load conditions. Using the same type of inputs on each device, the outputs are measured
at V
DDO
/2.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
LOW SKEW, 1-TO-4
LVCMOS / LVTTL INVERTING FANOUT BUFFER
4
REVISION D 5/9/16
8304-01 DATA SHEET
P
ARAMETER
M
EASUREMENT
I
NFORMATION
3.3V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
3.3V/2.5V O
UTPUT
L
OAD
AC T
EST
C
IRCUIT
nQx
PART 1
nQy
PART 2
O
UTPUT
S
KEW
P
ART
-
TO
-P
ART
S
KEW
O
UTPUT
R
ISE
/F
ALL
T
IME
P
ROPAGATION
D
ELAY
O
UTPUT
D
UTY
C
YCLE
/P
ULSE
W
IDTH
/P
ERIOD
REVISION D 5/9/16
5
LOW SKEW, 1-TO-4
LVCMOS / LVTTL INVERTING FANOUT BUFFER
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
