Datasheet> 器件分类 > 存储> 存储> IDT72P51349L5BBG

文档预览

IDT72P51349L5BBG: 产品描述FIFO, 32KX36, 3.6ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256; 产品类别存储存储; 文件大小829KB，共87页; 制造商IDT (Integrated Device Technology); 标准

下载文档详细参数全文预览

IDT72P51349L5BBG概述

FIFO, 32KX36, 3.6ns, Synchronous, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, GREEN, PLASTIC, BGA-256

IDT72P51349L5BBG规格参数

参数名称	属性值
是否无铅	不含铅
是否Rohs认证	符合
厂商名称	IDT (Integrated Device Technology)
零件包装代码	BGA
包装说明	BGA, BGA256,16X16,40
针数	256
Reach Compliance Code	unknown
ECCN代码	EAR99
最长访问时间	3.6 ns
最大时钟频率 (fCLK)	200 MHz
周期时间	5 ns
JESD-30 代码	S-PBGA-B256
JESD-609代码	e1
长度	17 mm
内存密度	1179648 bit
内存集成电路类型	OTHER FIFO
内存宽度	36
湿度敏感等级	3
功能数量	1
端子数量	256
字数	32768 words
字数代码	32000
工作模式	SYNCHRONOUS
最高工作温度	70 °C
最低工作温度
组织	32KX36
可输出	YES
封装主体材料	PLASTIC/EPOXY
封装代码	BGA
封装等效代码	BGA256,16X16,40
封装形状	SQUARE
封装形式	GRID ARRAY
并行/串行	PARALLEL
峰值回流温度（摄氏度）	260
电源	1.8 V
认证状态	Not Qualified
座面最大高度	3.5 mm
最大待机电流	0.1 A
最大压摆率	0.15 mA
最大供电电压 (Vsup)	1.9 V
最小供电电压 (Vsup)	1.7 V
标称供电电压 (Vsup)	1.8 V
表面贴装	YES
技术	CMOS
温度等级	COMMERCIAL
端子面层	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式	BALL
端子节距	1 mm
端子位置	BOTTOM
处于峰值回流温度下的最长时间	30
宽度	17 mm

文档预览

下载PDF文档

全文
预览

1.8V MULTI-QUEUE FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION

589,824 bits

1,179,648 bits

2,359,296 bits

4,718,592 bits

IDT72P51339

IDT72P51349

IDT72P51359

IDT72P51369

FEATURES

•

Choose from among the following memory density options:

IDT72P51339



Total Available Memory = 589,824 bits

IDT72P51349



Total Available Memory = 1,179,648 bits

IDT72P51359



Total Available Memory = 2,359,296 bits

IDT72P51369



Total Available Memory = 4,718,592 bits

Configurable from 1 to 8 Queues

Default configuration of 8 or 4 symmetrical queues

Default multi-queue device configurations

– IDT72P51339: 2,048 x 36 x 8Q

– IDT72P51349: 4,096 x 36 x 8Q

– IDT72P51359: 8,192 x 36 x 8Q

– IDT72P51369: 16,384 x 36 x 8Q

Default configuration can be augmented via the queue address

bus

Number of queues and individual queue sizes may be

configured at master reset though serial programming

200 MHz High speed operation (5ns cycle time)

3.6ns access time

Independent Read and Write access per queue

User Selectable Bus Matching Options:

•

– x36 in to x36 out

– x18 in to x36 out

– x9 in to x36 out

– x36in to x18out

– x18 in to x18 out

– x9 in to x18 out

– x36in to x9out

– x18 in to x9 out

– x9 in to x9 out

User selectable I/O: 1.5V HSTL, 1.8V eHSTL, or 2.5V LVTTL

100% Bus Utilization, Read and Write on every clock cycle

Selectable First Word Fall Through (FWFT) or IDT standard

mode of operation

Ability to operate on packet or word boundaries

Mark and Re-Write operation

Mark and Re-Read operation

Individual, Active queue flags (OR /

EF, IR

FF, PAE, PAF, PR)

8 bit parallel flag status on both read and write ports

Direct or polled operation of flag status bus

Expansion of up to 64 queues and/or 32Mb logical configura-

tion using up to 8 multi-queue devices in parallel

JTAG Functionality (Boundary Scan)

Available in a 256-pin PBGA, 1mm pitch, 17mm x 17mm

HIGH Performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

Green parts available, see Ordering Information

FUNCTIONAL BLOCK DIAGRAM

MULTI-QUEUE FLOW-CONTROL DEVICE

WADEN

FSTR

WRADD

WEN

WCLK

WCS

READ CONTROL

RADEN

ESTR

RDADD

WRITE CONTROL

REN

RCLK

RCS

Din

Qout

x36, 18 or x9

DATA IN

x36, x18 or x9

DATA OUT

READ FLAGS

EF/OR

PAE

PAEn

WRITE FLAGS

FF/IR

PAF

PAFn

PRn

6716 drw01

IDT and the IDT logo are trademarks of Integrated Device Technology, Inc

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

2005

AUGUST 2005

DSC-6716/3

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

Table of Contents

Features ........................................................................................................................................................................................................................ 1

Description ................................................................................................................................................................................................................... 5

Pin configuration ......................................................................................................................................................................................................... 7

Detailed Description .................................................................................................................................................................................................... 8

Pin Descriptions ......................................................................................................................................................................................................... 10

Pin number table ........................................................................................................................................................................................................ 16

Recommended DC operating conditions ................................................................................................................................................................ 17

Absolute maximum ratings ........................................................................................................................................................................................ 17

DC electrical characteristics ..................................................................................................................................................................................... 18

AC electrical characteristics ...................................................................................................................................................................................... 20

Functional description .............................................................................................................................................................................................. 22

Serial Programming .............................................................................................................................................................................................. 23

Default Programming ............................................................................................................................................................................................ 23

Parallel Programming ........................................................................................................................................................................................... 23

Queue Description ..................................................................................................................................................................................................... 25

Configuration of the IDT Multi-queue flow-control device ....................................................................................................................................... 25

Standard mode operation ..................................................................................................................................................................................... 26

Read Queue Selection and Read Operation ......................................................................................................................................................... 27

Switching Queues on the Write Port ...................................................................................................................................................................... 29

Switching Queues on the Read Port ..................................................................................................................................................................... 31

Flag Description ......................................................................................................................................................................................................... 42

PAFn Flag Bus Operation ..................................................................................................................................................................................... 42

Full Flag Operation ............................................................................................................................................................................................... 42

Empty or Output Ready Flag Operation (EF/OR) .................................................................................................................................................. 42

Almost Full Flag .................................................................................................................................................................................................... 43

Almost Empty Flag ................................................................................................................................................................................................ 43

Packet Ready Flag ............................................................................................................................................................................................... 47

Packet Mode Demarcation bits .............................................................................................................................................................................. 49

JTAG Interface ............................................................................................................................................................................................................ 82

JTAG AC electrical characteristics ............................................................................................................................................................................ 86

Ordering Information ................................................................................................................................................................................................. 87

List of Tables

Table 1 — Device programming mode comparison ........................................................................................................................................................ 22

Table 2 — Setting the queue programming mode during master reset ............................................................................................................................. 22

Table 3 — Mode Configuration ...................................................................................................................................................................................... 25

Table 4 — Write Address Bus, WRADD[7:0] ................................................................................................................................................................... 26

Table 5 — Read Address Bus, RDADD[7:0] .................................................................................................................................................................. 27

Table 6 — Write Queue Switch Operation ...................................................................................................................................................................... 30

Table 7 — Read Queue Switch Operation ..................................................................................................................................................................... 32

Table 8 — Same Queue Switch ..................................................................................................................................................................................... 32

Table 9 — Flag operation boundaries and Timing .......................................................................................................................................................... 45

Table 10 — Packet Mode Valid Byte for x36 bit word configuration ................................................................................................................................. 48

Table 11 — Bus-Matching Set-Up .................................................................................................................................................................................. 52

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures

Figure 1. Multi-Queue Flow-Control Device Block Diagram .............................................................................................................................................. 6

Figure 2a. AC Test Load ................................................................................................................................................................................................ 19

Figure 2b. Lumped Capacitive Load, Typical Derating ................................................................................................................................................... 19

Figure 3. Reference Signals .......................................................................................................................................................................................... 22

Figure 4. Device Programming Hierarchy ..................................................................................................................................................................... 24

Figure 5. IDT Standard mode illustrated (Read Port) ..................................................................................................................................................... 25

Figure 6. First Word Fall Through (FWFT) mode illustrated (Read Port) ........................................................................................................................ 25

Figure 7. Write Port Switching Queues Signal Sequence ................................................................................................................................................ 29

Figure 8. Switching Queues Bus Efficiency ..................................................................................................................................................................... 29

Figure 9. Simultaneous Queue Switching ....................................................................................................................................................................... 30

Figure 10. Read Port Switching Queues Signal Sequence ............................................................................................................................................. 31

Figure 11. Switching Queues Bus Efficiency ................................................................................................................................................................... 31

Figure 12. Simultaneous Queue Switching ..................................................................................................................................................................... 32

Figure 13. MARK and Re-Write Sequence .................................................................................................................................................................... 33

Figure 14. MARK and Re-Read Sequence ................................................................................................................................................................... 33

Figure 15. MARKing a Queue in Packet Mode - Write Queue MARK ............................................................................................................................. 34

Figure 16. MARKing a Queue in Packet Mode - Read Queue MARK ............................................................................................................................ 34

Figure 17. UN-MARKing a Queue in Packet Mode - Write Queue UN-MARK ................................................................................................................ 35

Figure 18. UN-MARKing a Queue in Packet Mode - Read Queue UN-MARK ............................................................................................................... 35

Figure 19. MARKing a Queue in FIFO Mode - Write Queue MARK ............................................................................................................................... 37

Figure 20. MARKing a Queue in FIFO Mode - Read Queue MARK .............................................................................................................................. 37

Figure 21. UN-MARKing a Queue in FIFO Mode - Write Queue UN-MARK .................................................................................................................. 38

Figure 22. UN-MARKing a Queue in FIFO Mode - Read Queue UN-MARK ................................................................................................................. 38

Figure 23. Leaving a MARK active on the Write Port ...................................................................................................................................................... 39

Figure 24. Leaving a MARK active on the Read Port ..................................................................................................................................................... 39

Figure 25. Inactivating a MARK on the Write Port Active ................................................................................................................................................. 40

Figure 26. Inactivating a MARK on the Read Port Active ................................................................................................................................................ 40

Figure 27. 36bit to 36bit word configuration .................................................................................................................................................................... 49

Figure 28. 36bit to 18bit word configuration .................................................................................................................................................................... 49

Figure 29. 36bit to 9bit word configuration ...................................................................................................................................................................... 49

Figure 30. 18bit to 36bit word configuration .................................................................................................................................................................... 50

Figure 31. 18bit to 18bit word configuration .................................................................................................................................................................... 50

Figure 32. 18bit to 9bit word configuration ...................................................................................................................................................................... 50

Figure 33. 9bit to 36bit word configuration ...................................................................................................................................................................... 51

Figure 34. 9bit to 18bit word configuration ...................................................................................................................................................................... 51

Figure 35. 9bit to 9bit word configuration ........................................................................................................................................................................ 51

Figure 36. Bus-Matching Byte Arrangement ................................................................................................................................................................... 53

Figure 37. Master Reset ................................................................................................................................................................................................ 54

Figure 38. Default Programming .................................................................................................................................................................................... 55

Figure 39. Parallel Programming ................................................................................................................................................................................... 56

Figure 40. Queue Programming via Write Address Bus .................................................................................................................................................. 57

Figure 41. Queue Programming via Read Address Bus ................................................................................................................................................. 57

Figure 42. Serial Port Connection for Serial Programming .............................................................................................................................................. 57

Figure 43. Serial Programming ...................................................................................................................................................................................... 58

Figure 44. Write Queue Select, Write Operation and Full Flag Operation ........................................................................................................................ 59

Figure 45. Write Queue Select and Mark ....................................................................................................................................................................... 60

Figure 46. Write Operations in First Word Fall Through mode ....................................................................................................................................... 61

Figure 47. Full Flag Timing in Expansion Configuration .................................................................................................................................................. 62

Figure 48. Read Queue Select, Read Operation (IDT mode) ......................................................................................................................................... 63

Figure 49. Read Queue Select, Read Operation (FWFT mode) ..................................................................................................................................... 64

Figure 50. Read Queue Select and Mark (IDT mode) .................................................................................................................................................... 65

Figure 51. Output Ready Flag Timing (In FWFT Mode) ................................................................................................................................................. 66

Figure 52. Read Queue Selection with Read Operations (IDT mode) ............................................................................................................................. 67

Figure 53. Read Queue Select, Read Operation and OE Timing .................................................................................................................................... 68

Figure 54. Writing in Packet Mode during a Queue change ............................................................................................................................................ 69

AUGUST 4, 2005

IDT72P51339/72P51349/72P51359/72P51369 1.8V, MQ FLOW-CONTROL DEVICES

(8 QUEUES) 36 BIT WIDE CONFIGURATION 589, 824, 1,179,648, 2,359,296, and 4,718,592

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

List of Figures (Continued)

Figure 55. Reading in Packet Mode during a Queue change ......................................................................................................................................... 70

Figure 56. Writing Demarcation Bits (Packet Mode) ........................................................................................................................................................ 71

Figure 57. Data Output (Receive) Packet Mode of Operation ......................................................................................................................................... 72

Figure 58. Almost Full Flag Timing and Queue Switch .................................................................................................................................................... 73

Figure 59. Almost Full Flag Timing ................................................................................................................................................................................. 73

Figure 60. Almost Empty Flag Timing and Queue Switch (FWFT mode) ......................................................................................................................... 74

Figure 61. Almost Empty Flag Timing ............................................................................................................................................................................. 74

Figure 62.

PAEn/PRn

- Direct Mode - Status Word Selection ......................................................................................................................................... 75

Figure 63.

PAFn

- Direct Mode - Status Word Selection ................................................................................................................................................. 75

Figure 64.

PAEn

- Direct Mode, Flag Operation ............................................................................................................................................................. 76

Figure 65.

PAFn

- Direct Mode, Flag Operation ............................................................................................................................................................. 77

Figure 66.

PAFn

Bus - Polled Mode .............................................................................................................................................................................. 78

Figure 67. Expansion using ID codes ............................................................................................................................................................................ 79

Figure 68. Expansion using

WCS/RCS

......................................................................................................................................................................... 80

Figure 69. Expansion Connection Read Chip Select (RCS) ........................................................................................................................................... 81

Figure 70. Expansion Connection Write Chip Select (WCS) ........................................................................................................................................... 81

Figure 71. Boundary Scan Architecture ......................................................................................................................................................................... 82

Figure 72. TAP Controller State Diagram ....................................................................................................................................................................... 83

Figure 73. Standard JTAG Timing .................................................................................................................................................................................. 86

AUGUST 4, 2005

推荐资源

由气敏传感器构成的家用瓦斯报警电路

MC1411系列达林顿电流驱动器内部结构a

EDMA片选CE: EDMA片选CE，在CE指向的空间没有数据时是高位，它会不会有短暂的低位出现，就是setup的时间段,求助！！...; cjqlmy DSP 与 ARM 处理器

51单片机P0口的上拉电阻原理是什么: P0口的字节地址为80H，位地址为80H～87H。P0口的各位口线具有完全相同但又相互独立的逻辑电路，P0口某一位的位结构的电路原理图如图2.10所示。 642874 P0口某一位的电路包括： ......; gchen51 51单片机

MSP-EXP430FR5739 实验板应用经验有奖大分享！: deyisupport社区推广了 MSP-EXP430FR5739 实验板。针对它的特性，例如，支持新一代采用集成铁电随机存取存储器 (FRAM) 的 MSP430 微处理器设备。铁电存储区具有非易失性、读写速度快、寿命长、 ......; EEWORLD社区微控制器 MCU

关于stm32lib3。0: 在3.0的库里带的模板工程里有3个文件startup_stm32f10x_hd.sstartup_stm32f10x_md.sstartup_stm32f10x_ld.s分别对应高密度、中密度、低密度，但是具体选择哪一个是如何确定的呢？...; 现实主义 stm32/stm8

wince6下面做图形编程，用directdraw还是direct3d mobile?: 目前要在基于arm11+wince6的平台上面做UI编程，用gdi编程发现速度很慢，根据硬件特性，准备用dx编程，对dx不熟悉，刚看了一点资料，有一点迷惑的地方，原准备用DDraw的，但是，查了msdn，好像说 ......; caibapaint 嵌入式系统

为什么在中国电子工程师的发展明显不如软件工程师？: 坛友推荐给大家转过来看看，跟帖聊聊吧！某在校大学生专业是电子工程初中也参加过NOIP 虽说走软件方向更容易入手但还是觉得电子更好玩所以选了这个专业。为什么感觉硬件类的学生 ......; eric_wang 聊聊、笑笑、闹闹

英特尔为iPhone供应芯片重返手机市场

　　据台湾《经济日报》报道，苹果iPhone 3G下一代产品将采用英特尔Atom处理器，预计于2009、2010年上市。　　3G版iPhone将于7月11日在22个国家和地区同步上市，由于其极具竞争力的价格，甚至在某些国家是零元手机，因此受到了消费者的广泛关注，同时也使诺基亚、三星等手机大厂倍感压力。　　据悉，3G iPhone目前采用的是三星处理器核心，但因英特尔Atom处理器具有省电...[详细]
基于中颖电子的SH6613的空调遥控器设计

中颖电子的SH66xx系列4位单片机具有速度快, 功耗低, 结构简单易用,性价比高等特点, 广泛应用于遥控器,各种电器控制, 多功能计算器,万年历,掌上游戏机等产品。SH6613是其中的一款具有双晶振及液晶驱动功能的单片机, 它的基本功能如下: 　　程序存储器(ROM): 4096×16 　　数据存储器(RAM): 512×4 　　输入输出口：8个　　液晶驱动：34×4 　　其中Se...[详细]
英特尔R1000：RFID超高频的风暴眼？

　　【RFID射频快报2007年4月13日讯】在今年三月份，算得上重磅新闻的就是英特尔研发出超高频频段高度集成的芯片产品R1000。随着R1000产品的高调登场，环绕其身旁的低成本、多功能和省能耗等光环也引发了国内外业界研究专家和行业企业的强烈关注和热议。RFID射频快报记者分别致电业内相关人士，就英特尔R1000是否会引发超高频市场剧变一事进行了调查和采访。　　技术成本多优势创造未来新...[详细]
风河与Intel合作推出MID Linux平台快速发展

　　7月11日，设备软件优化（DSO）厂商风河系统公司（Wind River）日前宣布与Intel合作共同推动MID（Mobile Internet Device, 移动互联网设备）市场的快速发展。借助于Intel公司的支持，风河将推出面向MID市场的开放式、可扩展的Moblin Linux平台。此外，风河还将推出针对Intel Centrino Atom处理器进行优化的商用级Mobli...[详细]
用三位转速计测量超低频率

　　图中所示的电路是一个三位转速计，用来测量重复时间间隔为0.235至15秒内的低频信号。转速计的转速为每分钟4至255转，它应用在那些医疗设备，这些医疗设备中，用来测量心跳率、呼吸率、电解磨削、脑电图、低转速电机转速或机械装置转速之类的低频信号。　　PIC16F872微处理控制处理转速计的数据。PIC感应输入频率(fin)的周期，计算出每秒产生的相应的脉冲数，并相应的更新LED显示器。输入信...[详细]
对FPGA设计进行编程并不困难

　　　　　　最新的C语言工具可让不精通硬件开发的您快速完成算法密集型应用的设计。　　硬件设计者已经开始在高性能DSP的设计中采用FPGA技术，因为它可以提供比基于PC或者单片机的解决方法快上10-100倍的运算量。以前，对硬件设计不熟悉的软件开发者们很难发挥出FPGA的优势，而如今基于C语言的方法可以让软件开发者毫不费力的将FPGA的优势发挥得淋漓尽致。这些基于C语言的开发工具可以比基于H...[详细]
减小ADC量化噪声的技术

　　数模转换器(ADC)提供了许多系统中模拟信号到数字信号的重要转换。它们完成一个模拟输入信号到二元有限长度输出命令的振幅量化，范围通常在6到18b之间，是一个固有的非线性过程。该非线性特性表现为ADC二元输出中的宽带噪声，称作量化噪声，它限制了一个ADC的动态范围。本文描述了两种时下最流行的方法来改善实际ADC应用中的量化噪声性能：过采样和高频抖动。　　为理解量化噪声缩减法，首先让我们回顾一...[详细]
为磁共振成像设计耦合的微带谐振器

　　用于医学和科学应用的磁共振成像(MRI)系统需要一个能够建立一个均匀强磁场的高性能、高功率电感。横向电磁(TEM)谐振器1作为需要磁场强度4.7和9.4T的MRI应用中标准交鸟笼型线圈2的高级替代最近颇受关注。比如，在操作频率为200和400MHz时，横向电磁(TEM)谐振器能够达到比同等鸟笼型线圈引起的改进MRI图像质量更好的磁场同向性和更高的品质因素(Q)。为了支持面向基于耦合微带线的MR...[详细]
改变血压监测仪的外观

　　“tensymetry”这个词在《韦伯斯特词典》中没有解释，但在医学界却广为人知。由Tensys Medical Systems公司开发的tensymetry是一种使用生物机械、电气、软件工程的专有组合技术。利用这三种强大的技术，你可在手术室内对病人的心跳血压进行精确、连续、实时和非侵入性测量。　　该技术结出的果实就是该公司的T-line Tensymeter产品。该产品线的最新进展是去年...[详细]
微机电系统(MEMS)的繁荣时代已经到来

　　微机电系统(MEMS)正逐渐进入消费品、工业、医药、汽车及计算机应用市场。而且，我们不能忽视它们在仪器、军事和科研行业的稳步进展。显而易见，微机电系统的繁荣时代已经到来。　　在最近的大型展会中的大量演讲都说明了这一事实。MEMS技术的成熟为何如此迅速？许多观察者认为其原因有三：MEMS集成电路测试、原型开发和封装的标准开发，MEMS生产和工艺的进步，以及软件设计工具的改进。　　MEM...[详细]
东南亚正在成为下一个液晶电视增长热点

　　在价格下降、用户对液晶电视的了解增强、本地区经济充满活力和消费者日益富裕等因素的综合推动下，2007-2012年东南亚液晶电视出货量将增长七倍以上。　　2012年东南亚液晶电视出货量将从2007年时的160万台增长到1350万台，复合年增长率高达53.9%。2012年出货量是2007年的八倍多。2012年该地区的液晶电视销售额将从2007年时的12亿美元上升到63亿美元，复合年增长率为3...[详细]
Ocean Blue支持Freeview+ PVR高清

Ocean Blue 软件公司宣布全面支持英国数字电视组织 (Digital Terrestrial Group, DTG) 硬盘式机顶盒软件标准，并重新命名该标准为 Freeview+ 。 Freeview+ 是首个用于个人 / 数字视频录像机 (PVR/DVR) 的软件标准，由 DTG 标准组织制定， Ocean Blue 是这个组织的活跃成员。 ...[详细]
英特尔面向嵌入式的双核处理器和高速芯片组

2008 年 7 月 15 日，英特尔公司推出面向嵌入式用户的英特尔 ® 酷睿™ 2 双核处理器 T9400 和移动式英特尔 ® GM45 高速芯片组，并提供长达 7 年的超长生命周期支持。本次推出的处理器和芯片组是全新英特尔 ® 迅驰 ® 2 平台的构成组件，可为移动应用程序带来更卓越的性能、更耐久的电池使用时间和广泛的无线网络互操作性。此外，今日推出的英特尔 ® 酷...[详细]
ST的RGB LED驱动器单片驱动8个像素

2008 年 7 月 9 日， ST 推出一款驱动电流高达 80mA 的 24 路恒流输出 RGB LED 驱动器 STP24DP05 。在一个 7 x 7mm 的 TQFP48 封装内，新产品效能相当于三个普通的 8 路输出驱动器。由众多高亮度 LED 组成的视频显示器和广告牌，采用 ...[详细]
NEPCON华南展精品纷呈更显专业魅力

　　8月26-29日，由励展博览集团和中国国际贸易促进委员会电子信息行业分会共同主办的第十四届华南国际电子生产设备暨微电子工业展/华南国际电子制造技术展览会（NEPCON华南展）将在深圳会展中心隆重举行。这是电子设备及制造技术行业最大最全面的专业盛会，更是一场国际交流盛会。展会覆盖电子制造业的整个产业链，内容涉及表面贴装技术（SMT）、电子制造服务、测试与测量设备、元器件、印刷电路板、防静电及最...[详细]

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多