电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

MT18VDVF6472DG-26AXX

产品描述DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184
产品类别存储    存储   
文件大小713KB,共38页
制造商Micron Technology
官网地址http://www.mdtic.com.tw/
下载文档 详细参数 全文预览

MT18VDVF6472DG-26AXX概述

DDR DRAM Module, 64MX72, 0.75ns, CMOS, DIMM-184

MT18VDVF6472DG-26AXX规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称Micron Technology
零件包装代码DIMM
包装说明DIMM-184
针数184
Reach Compliance Codecompliant
ECCN代码EAR99
访问模式DUAL BANK PAGE BURST
最长访问时间0.75 ns
其他特性AUTO/SELF REFRESH
JESD-30 代码R-XDMA-N184
内存密度4831838208 bit
内存集成电路类型DDR DRAM MODULE
内存宽度72
功能数量1
端口数量1
端子数量184
字数67108864 words
字数代码64000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织64MX72
封装主体材料UNSPECIFIED
封装代码DIMM
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
峰值回流温度(摄氏度)235
认证状态Not Qualified
自我刷新YES
最大供电电压 (Vsup)2.7 V
最小供电电压 (Vsup)2.3 V
标称供电电压 (Vsup)2.5 V
表面贴装NO
技术CMOS
温度等级COMMERCIAL
端子形式NO LEAD
端子位置DUAL
处于峰值回流温度下的最长时间30

文档预览

下载PDF文档
512MB, 1GB: (x72, DR) 184-Pin DDR VLP RDIMM
Features
DDR SDRAM VLP Registered DIMM
MT18VDVF6472D – 512MB
MT18VDVF12872D – 1GB
For the latest data sheet, refer to Micron’s Web site:
www.micron.com/products/modules
Features
• 184-pin, very low profile dual in-line memory
module (VLP DIMM)
• Fast data transfer rates: PC2100 or PC2700
• Utilizes 266 MT/s and 333 MT/s DDR SDRAM
components
• Registered inputs with one-clock delay
• Phase-lock loop (PLL) clock driver to reduce loading
• Supports ECC error detection and correction
• 512MB (64 Meg x 72) and 1GB (128 Meg x 72)
• V
DD
= V
DDQ
= +2.5V
• V
DDSPD
= +2.3V to +3.6V
• 2.5V I/O (SSTL_2 compatible)
• Commands entered on each positive CK edge
• DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
• Internal, pipelined double data rate (DDR)
architecture; two data accesses per clock cycle
• Bidirectional data strobe (DQS) transmitted/
received with data—i.e., source-synchronous data
capture
• Differential clock inputs CK and CK#
• Four internal device banks for concurrent operation
• Programmable burst lengths: 2, 4, or 8
• Auto precharge option
• Auto refresh and self refresh modes
• 7.8125µs maximum average periodic refresh
interval
• Serial presence detect (SPD) with EEPROM
• Programmable READ CAS latency
• Gold edge contacts
• Dual rank
Figure 1:
184-Pin VLP DIMM (MO-206)
Very Low Profile Height 0.72in (18.29mm)
Options
• Package
184-pin DIMM (standard)
184-pin DIMM (lead-free)
1
• Memory clock, speed, CAS latency
2
6ns (166MHz), 333 MT/s, CL = 2.5
7.5ns (133 MHz), 266 MT/s, CL = 2
7.5ns (133 MHz), 266 MT/s, CL = 2
7.5ns (133 MHz), 266 MT/s, CL = 2.5
• PCB height
Very Low-Profile 0.72in (18.29mm)
1
Marking
G
Y
-335
-262
1
-26A
1
-265
Notes:1. Contact Micron for product availability.
2. CL = CAS (READ) latency; registered mode
adds one clock cycle to CL.
PDF: 09005aef81c73825/Source: 09005aef81c73837
DVF18C64_128x72D_1.fm - Rev. A 8/05 EN
1
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2003, 2004, 2005 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2809  1212  1299  2495  2503  24  13  15  41  34 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved