February 2008
H Y B1 8T 2 G 402 CF
H Y B1 8T 2 G 802 CF
2 - G b i t D u a l D i e D o u b l e - D a t a - R a t e - T w o SD R A M
DDR2 SDRAM
RoHS Compliant Products
Advance
Internet Data Sheet
Rev. 0.7
Date: 2008-02-13
Advance Internet Data Sheet
HYB18T2G[40/80]2CF
2-Gbit Dual Die Double-Data-Rate-Two SDRAM
Revision History: Rev. 0.7, 2008-02
All
Adapted internet edition
Added product HYB18T2G802CF-3S
Previous Revision: Rev. 0.6, 2007-11
Changed ball configuration
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
techdoc@qimonda.com
qag_techdoc_A4, 4.20, 2008-01-25
07042007-EQDH-WGVR
2
Date: 2008-02-13
Advance Internet Data Sheet
HYB18T2G[40/80]2CF
2-Gbit Dual Die Double-Data-Rate-Two SDRAM
1
Overview
This chapter gives an overview of the 2-Gbit Double-Data-Rate-Two SDRAM product family and describes its main
characteristics.
1.1
Features
The 2-Gbit Double-Data-Rate-Two SDRAM offers the following key features:
• Posted CAS by programmable additive latency for better
• 1.8 V
±
0.1 V Power Supply
1.8 V
±
0.1 V (SSTL_18) compatible I/O
command and data bus efficiency
• DRAM organizations with 4,8 data in/outputs
• Off-Chip-Driver impedance adjustment (OCD) and
• Double Data Rate architecture:
On-Die-Termination (ODT) for better signal quality
– two data transfers per clock cycle
• Auto-Precharge operation for read and write bursts
– eight internal banks for concurrent operation
• Auto-Refresh, Self-Refresh and power saving Power-
• Programmable CAS Latency: 3, 4, 5 and 6
Down modes
• Programmable Burst Length: 4 and 8
• Average Refresh Period 7.8
µs
at a
T
CASE
lower
• Differential clock inputs (CK and CK)
than 85 °C, 3.9
µs
between 85 °C and 95 °C
• Bi-directional, differential data strobes (DQS and DQS) are
• Programmable self refresh rate via EMRS2 setting
transmitted / received with data. Edge aligned with read
• Programmable partial array refresh via EMRS2 settings
data and center-aligned with write data.
• DCC enabling via EMRS2 setting
• DLL aligns DQ and DQS transitions with clock
• Full and reduced Strength Data-Output Drivers
• DQS can be disabled for single-ended data strobe
• 1KB page size for ×4 and ×8
operation
• Packages: PG-TFBGA-63
• Commands entered on each positive clock edge, data and
• RoHS Compliant Products
1)
data mask are referenced to both edges of DQS
• All Speed grades faster than DDR2–400 comply with
• Data masks (DM) for write data
DDR2–400 timing specifications when run at a clock rate
of 200 MHz.
1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined
in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury,
lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.
For more information please visit
www.qimonda.com/green_products.
Rev. 0.7, 2008-02
07042007-EQDH-WGVR
3
Date: 2008-02-13
Advance Internet Data Sheet
HYB18T2G[40/80]2CF
2-Gbit Dual Die Double-Data-Rate-Two SDRAM
TABLE 1
Performance Table
QAG Speed Code
DRAM Speed Grade
CAS-RCD-RP latencies
Max. Clock Frequency
CL3
CL4
CL5
CL6
Min. RAS-CAS-Delay
Min. Row Precharge Time
Min. Row Active Time
Min. Row Cycle Time
Precharge-All (8 banks)
command period
DDR2
–25F
–800D
5–5–5
–2.5
–800E
6–6–6
200
266
333
400
15
15
45
60
17.5
–3
–667C
4–4–4
200
333
333
–
12
12
45
57
15
–3S
–667D
5–5–5
200
266
333
–
15
15
45
60
18
–3.7
–533C
4–4–4
200
266
266
–
15
15
45
60
18.75
–5
–400B
3–3–3
200
200
–
–
15
15
40
55
20
Unit
Note
t
CK
MHz
MHz
MHz
MHz
ns
ns
ns
ns
ns
f
CK3
f
CK4
f
CK5
f
CK6
t
RCD
t
RP
t
RAS
t
RC
t
PREA
200
266
400
–
12.5
12.5
45
57.5
15
1.2
Description
CK falling). All I/Os are synchronized with a single ended
DQS or differential DQS-DQS pair in a source synchronous
fashion.
A 17 bit address bus for ×4 and ×8 organised components is
used to convey row, column and bank address information in
a RAS-CAS multiplexing style.
Since dual-die components share the same DQ bus, each of
the two 1-Gbit dies can be individually selected by its own CS,
CKE and ODT signal. All other signals are common for both
dies.
The DDR2 device operates with a 1.8 V
±
0.1 V power
supply. An Auto-Refresh and Self-Refresh mode is provided
along with various power-saving power-down modes.
The functionality described and the timing specifications
included in this data sheet are for the DLL Enabled mode of
operation.
The DDR2 SDRAM is available in TFBGA package.
The 2-Gbit DDR2 DRAM consists of two 1-Gbit Double Data-
Rate-Two dies in one package. Each 1-Gbit device is
organized as 32 Mbit
×4
I/O
×8
banks or 16 Mbit
×8
I/O
×8
banks chip.
These synchronous devices achieve high speed transfer
rates starting at 400 Mb/sec/pin for general applications. See
Table 1
for performance figures.
The device is designed to comply with all DDR2 DRAM key
features:
1. Posted CAS with additive latency.
2. Write latency = read latency - 1.
3. Normal and weak strength data-output driver.
4. Off-Chip Driver (OCD) impedance adjustment.
5. On-Die Termination (ODT) function.
All of the control and address inputs are synchronized with a
pair of externally supplied differential clocks. Inputs are
latched at the cross point of differential clocks (CK rising and
Rev. 0.7, 2008-02
07042007-EQDH-WGVR
4
Date: 2008-02-13
Advance Internet Data Sheet
HYB18T2G[40/80]2CF
2-Gbit Dual Die Double-Data-Rate-Two SDRAM
TABLE 2
Ordering Information for RoHS Compliant Products
Product Type
1)
Org. Speed
CAS-RCD-RP
Latencies
2)3)4)
Clock (MHz) Package
Note
5)
Standard Temperature Range (0 °C - +85 °C)
DDR2-800E( 6-6-6 )
HYB18T2G402CF-2.5
DDR2-800D( 5-5-5 )
HYB18T2G402CF-25F
DDR2-667D( 5-5-5 )
HYB18T2G802CF-3S
HYB18T2G402CF-3S
DDR2-667C( 4-4-4 )
HYB18T2G402CF-3
HYB18T2G802CF-3
DDR2-533C( 4-4-4 )
HYB18T2G402CF-3.7
HYB18T2G802CF-3.7
DDR2-400B( 3-3-3 )
HYB18T2G402CF-5
HYB18T2G802CF-5
1)
2)
3)
4)
5)
×4
×4
×8
×4
×4
×8
×4
×8
×4
×8
DDR2-800E
DDR2-800D
DDR2-667D
DDR2-667D
DDR2-667C
DDR2-667C
DDR2-533C
DDR2-533C
DDR2-400B
DDR2-400B
6-6-6
5-5-5
5-5-5
5-5-5
4-4-4
4-4-4
4-4-4
4-4-4
3-3-3
3-3-3
400
400
333
333
333
333
266
266
200
200
PG-TFBGA-63
PG-TFBGA-63
PG-TFBGA-63
PG-TFBGA-63
PG-TFBGA-63
PG-TFBGA-63
PG-TFBGA-63
PG-TFBGA-63
PG-TFBGA-63
PG-TFBGA-63
For detailed information regarding product type of Qimonda please see chapter "Product Nomenclature" of this data sheet.
CAS: Column Address Strobe
RCD: Row Column Delay
RP: Row Precharge
RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined
in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury,
lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers. For more information please visit
www.qimonda.com/green_products.
Rev. 0.7, 2008-02
07042007-EQDH-WGVR
5
Date: 2008-02-13
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
