电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HYMD216726AL6-K

产品描述Unbuffered DDR SO-DIMM
产品类别存储    存储   
文件大小237KB,共16页
制造商SK Hynix(海力士)
官网地址http://www.hynix.com/eng/
下载文档 详细参数 选型对比 全文预览

HYMD216726AL6-K概述

Unbuffered DDR SO-DIMM

HYMD216726AL6-K规格参数

参数名称属性值
厂商名称SK Hynix(海力士)
零件包装代码DIMM
包装说明DIMM, DIMM184(UNSPEC)
针数184
Reach Compliance Codecompli
ECCN代码EAR99
访问模式SINGLE BANK PAGE BURST
最长访问时间0.75 ns
其他特性AUTO/SELF REFRESH
最大时钟频率 (fCLK)133 MHz
I/O 类型COMMON
JESD-30 代码R-XDMA-N184
内存密度1207959552 bi
内存集成电路类型DDR DRAM MODULE
内存宽度72
功能数量1
端口数量1
端子数量184
字数16777216 words
字数代码16000000
工作模式SYNCHRONOUS
最高工作温度70 °C
最低工作温度
组织16MX72
输出特性3-STATE
封装主体材料UNSPECIFIED
封装代码DIMM
封装等效代码DIMM184(UNSPEC)
封装形状RECTANGULAR
封装形式MICROELECTRONIC ASSEMBLY
电源2.5 V
认证状态Not Qualified
刷新周期8192
自我刷新YES
最大待机电流0.1 A
最大压摆率1.625 mA
最大供电电压 (Vsup)2.7 V
最小供电电压 (Vsup)2.3 V
标称供电电压 (Vsup)2.5 V
表面贴装NO
技术CMOS
温度等级COMMERCIAL
端子形式NO LEAD
端子位置DUAL

文档预览

下载PDF文档
16Mx72 bits
Unbuffered DDR SO-DIMM
HYMD216726A(L)6-M/K/H/L
DESCRIPTION
Hynix HYMD216726A(L)6-M/K/H/L series is unbuffered 184-pin double data rate Synchronous DRAM Dual In-Line
Memory Modules (DIMMs) which are organized as 16Mx72 high-speed memory arrays. Hynix HYMD216726A(L)6-M/K/
H/L series consists of eighteen 16Mx16 DDR SDRAM in 400mil TSOP II packages on a 184pin glass-epoxy substrate.
Hynix HYMD216726A(L)6-M/K/H/L series provide a high performance 8-byte interface in 5.25" width form factor of
industry standard. It is suitable for easy interchange and addition.
Hynix HYMD216726A(L)6-M/K/H/L series is designed for high speed of up to 133MHz and offers fully synchronous
operations referenced to both rising and falling edges of differential clock inputs. While all addresses and control
inputs are latched on the rising edges of the clock, Data, Data strobes and Write data masks inputs are sampled on
both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high
bandwidth. All input and output voltage levels are compatible with SSTL_2. High speed frequencies, programmable
latencies and burst lengths allow variety of device operation in high performance memory system.
Hynix HYMD216726A(L)6-M/K/H/L series incorporates SPD(serial presence detect). Serial presence detect function is
implemented via a serial 2,048-bit EEPROM. The first 128 bytes of serial PD data are programmed by Hynix to identify
DIMM type, capacity and other the information of DIMM and the last 128 bytes are available to the customer.
FEATURES
128MB (16M x72) Unbuffered DDR DIMM based on
16Mx16 DDR SDRAM
JEDEC Standard 184-pin dual in-line memory module
(DIMM)
Error Check Correction (ECC) Capability
2.5V +/- 0.2V VDD and VDDQ Power supply
All inputs and outputs are compatible with SSTL_2
interface
Fully differential clock operations (CK & /CK) with
100MHz/125MHz/133MHz
All addresses and control inputs except Data, Data
strobes and Data masks latched on the rising edges
of the clock
Data(DQ), Data strobes and Write masks latched on
both rising and falling edges of the clock
Data inputs on DQS centers when write (centered
DQ)
Data strobes synchronized with output data for read
and input data for write
Programmable CAS Latency 2 / 2.5 supported
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
tRAS Lock-out function supported
Internal four bank operations with single pulsed RAS
Auto refresh and self refresh supported
8192refresh cycles / 64ms
ORDERING INFORMATION
Part No.
HYMD216726A(L)6-M
HYMD216726A(L)6-K
HYMD216726A(L)6-H
HYMD216726A(L)6-L
V
DD
=2.5V
V
DDQ
=2.5V
Power Supply
Clock Frequency
133MHz (*DDR266:2-2-2)
133MHz(*DDR266A)
133MHz(*DDR266B)
100MHz(*DDR200)
Interface
Form Pactor
SSTL_2
184pin Unbuffered DIMM
5.25 x 1.25 x 0.15 inch
* JEDEC Defined Specifications compliant
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 0.2/May. 02
1

HYMD216726AL6-K相似产品对比

HYMD216726AL6-K HYMD216726A6-H HYMD216726A6-K HYMD216726A6-M HYMD216726AL6-H HYMD216726A6-L HYMD216726AL6-L
描述 Unbuffered DDR SO-DIMM Unbuffered DDR SO-DIMM Unbuffered DDR SO-DIMM Unbuffered DDR SO-DIMM Unbuffered DDR SO-DIMM Unbuffered DDR SO-DIMM Unbuffered DDR SO-DIMM
厂商名称 SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士) SK Hynix(海力士)
零件包装代码 DIMM DIMM DIMM DIMM DIMM DIMM DIMM
包装说明 DIMM, DIMM184(UNSPEC) DIMM, DIMM184(UNSPEC) DIMM, DIMM184(UNSPEC) DIMM, DIMM184(UNSPEC) DIMM, DIMM184(UNSPEC) DIMM, DIMM184(UNSPEC) DIMM, DIMM184(UNSPEC)
针数 184 184 184 184 184 184 184
Reach Compliance Code compli unknow unknow unknow compli unknow compli
ECCN代码 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99 EAR99
访问模式 SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST SINGLE BANK PAGE BURST
最长访问时间 0.75 ns 0.75 ns 0.75 ns 0.75 ns 0.75 ns 0.8 ns 0.8 ns
其他特性 AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH AUTO/SELF REFRESH
最大时钟频率 (fCLK) 133 MHz 133 MHz 133 MHz 133 MHz 133 MHz 125 MHz 125 MHz
I/O 类型 COMMON COMMON COMMON COMMON COMMON COMMON COMMON
JESD-30 代码 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184 R-XDMA-N184
内存密度 1207959552 bi 1207959552 bi 1207959552 bi 1207959552 bi 1207959552 bi 1207959552 bi 1207959552 bi
内存集成电路类型 DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE DDR DRAM MODULE
内存宽度 72 72 72 72 72 72 72
功能数量 1 1 1 1 1 1 1
端口数量 1 1 1 1 1 1 1
端子数量 184 184 184 184 184 184 184
字数 16777216 words 16777216 words 16777216 words 16777216 words 16777216 words 16777216 words 16777216 words
字数代码 16000000 16000000 16000000 16000000 16000000 16000000 16000000
工作模式 SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
最高工作温度 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C 70 °C
组织 16MX72 16MX72 16MX72 16MX72 16MX72 16MX72 16MX72
输出特性 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE 3-STATE
封装主体材料 UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED UNSPECIFIED
封装代码 DIMM DIMM DIMM DIMM DIMM DIMM DIMM
封装等效代码 DIMM184(UNSPEC) DIMM184(UNSPEC) DIMM184(UNSPEC) DIMM184(UNSPEC) DIMM184(UNSPEC) DIMM184(UNSPEC) DIMM184(UNSPEC)
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY MICROELECTRONIC ASSEMBLY
电源 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
认证状态 Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
刷新周期 8192 8192 8192 8192 8192 8192 8192
自我刷新 YES YES YES YES YES YES YES
最大待机电流 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A 0.1 A
最大压摆率 1.625 mA 1.625 mA 1.625 mA 1.675 mA 1.625 mA 1.45 mA 1.45 mA
最大供电电压 (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
最小供电电压 (Vsup) 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V 2.3 V
标称供电电压 (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
表面贴装 NO NO NO NO NO NO NO
技术 CMOS CMOS CMOS CMOS CMOS CMOS CMOS
温度等级 COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
端子形式 NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD NO LEAD
端子位置 DUAL DUAL DUAL DUAL DUAL DUAL DUAL
自适应算术编码的FPGA实现
摘要: 在简单介绍算术编码和自适应算术编码的基础上,介绍了利用FPGA器件并通过VHDL语言描述实现自适应算术编码的过程。整个编码系统在LTERA公司的MAX+plus Ⅱ软件上进行了编译仿真,测试结果 ......
程序天使 FPGA/CPLD
如何使用TI的DSP芯片cmd文件
CMD文件一句话来表达:定义芯片内部硬件资源和分配管理软件代码的一个配置文件。因此从cmd文件的组织上你能看到两个部分:1定义硬件资源,2管理软件代码 (非原创,总结与网络)用户通过编写 ......
Aguilera DSP 与 ARM 处理器
SensorTile 开发套件之硬件
SensorTile 开发套件STEVAL-STLKT01V1的主要电路板组成及芯片1.核心系统板STLCS01V1:由传感器、MCU、低功耗蓝牙组成。 2774302774311)MP34DT04 数字MEMS麦克风主要性能指标:SNR – 信噪比 ......
lark100 MEMS传感器
【Altera SoC体验之旅】+Altera Cyclone Soc概况初解
本帖最后由 luweixuancl 于 2015-2-12 09:38 编辑 【Altera SoC体验之旅】+Altera Cyclone Soc概况初解...
luweixuancl FPGA/CPLD
提问-菜鸟学MSP430的疑问[持续更新]
本帖最后由 西芷何稻 于 2014-2-22 15:52 编辑 浅浅学过51,现在因为要做东西,学习MSP430,一边学一遍提高51. 我还是把所有疑问都写在一个帖子上来,菜鸟好多疑问。 【2014.2.21】【已 ......
西芷何稻 微控制器 MCU
GD32VF103V_EVAL ADC采集DAC数据
GD32VF103_Demo_Suites提供了一个ADC例程,通过TIMER触发LCD显示电压曲线 路径为:GD32VF103_Demo_Suites_V1.0.2\GD32VF103V_EVAL_Demo_Suites\Projects\07_ADC_conversion_triggered_by_tim ......
littleshrimp 国产芯片交流

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1922  2921  1458  1274  1043  28  1  43  20  29 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved