Data Sheet
PT7A7511-7517/7521-7527/7531-7537
µ
P Supervisor Circuits
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
• Precision supply-voltage monitor
- 4.63V (PT7A7511, 7521, 7531)
- 4.38V (PT7A7512, 7522, 7532)
- 3.08V (PT7A7513, 7523, 7533)
- 2.93V (PT7A7514, 7524, 7534)
- 2.63V (PT7A7515, 7525, 7535)
- 2.32V (PT7A7516, 7526, 7536)
- 2.20V (PT7A7517, 7527, 7537)
• 200ms reset pulse width
• Debounced TTL/CMOS-compatible manual-
reset input
• Independent watchdog timer 1.6sec time-out (not
available for PT7A7531 - 7537)
• Reset output signal:
- Active-low only (PT7A7511 - 7517)
- Active-high only (PT7A7521 - 7527)
- Active-high and active-low (PT7A7531 - 7537)
• Voltage monitor for power-fail or low battery warning
• Guaranteed RESET/RESET valid at V
CC
= 1.2V
Introduction
The PT7A751X/752X/753X family microprocessor
(µP) supervisory circuits are targeted to improve
reliability and accuracy of power-supply circuitry in
µP systems. These devices reduce the complexity and
number of components required to monitor power-
supply and battery functions.
The main functions are:
1. Asserting reset output during power-µp, power-
down and brownout conditions for µP system;
2. Detecting power failure or low-battery conditions
with a 1.25V threshold detector;
3. Watchdog functions (not for PT7A753x).
Applications
• Power-supply circuitry in µP systems
PT0082(05/02)
1
Ver:1
Data Sheet
PT7A7511-7517/7521-7527/7531-7537
µ
P Supervisor Circuits
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Contents
Features ....................................................................................................................................................... 1
Block Diagram ............................................................................................................................................ 1
Introduction ................................................................................................................................................. 1
Pin Information ........................................................................................................................................... 4
Pin Configuration .............................................................................................................................. 4
Pin Description .................................................................................................................................. 4
Functional Description ................................................................................................................................ 5
Reset Output ...................................................................................................................................... 5
Watchdog Timer ................................................................................................................................ 5
Manual Reset ..................................................................................................................................... 5
Power-Fail Comparator ..................................................................................................................... 5
Function Reference Table .................................................................................................................. 6
Detailed Specifications ................................................................................................................................ 7
Absolute Maximum Ratings .............................................................................................................. 7
Recommended Operation Condition ................................................................................................. 7
DC Electrical Characteristics ............................................................................................................. 8
AC Electrical Characteristics ............................................................................................................. 9
Ordering Information ................................................................................................................................ 10
Mechanical Information ............................................................................................................................ 11
Notes ......................................................................................................................................................... 12
PT0082(05/02)
2
Ver:1
Data Sheet
PT7A7511-7517/7521-7527/7531-7537
µ
P Supervisor Circuits
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Block Diagram
Figure 1. Block Diagram of PT7A7511-7517/7521-7527
WDI
Watchdog
Transition Detector
Vcc
250uA
Watchdog Timer
WDO
Timebase for Reset
& Watchdog
MR
Reset Generator
Vcc
RESET
(RESET)
V
RST
PFI
1.25V
PFO
Figure 2. Block Diagram of PT7A7531-7537
Vcc
250uA
MR
Reset Generator
Vcc
RESET
RESET
V
RST
PFI
PFO
1.25V
PT0082(05/02)
3
Ver:1
Data Sheet
PT7A7511-7517/7521-7527/7531-7537
µ
P Supervisor Circuits
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Pin Information
Pin Configuration
Figure 3. Pin Configuration
PT7A7511P-7517P
PT7A7511W-7517W
8-Pin PDIP/8-Pin SOIC
MR
V
CC
GND
PFI
1
2
3
4
8
7
6
5
WDO
RESET
WDI
PFO
MR
V
CC
GND
PFI
PT7A7521P-7527P
PT7A7521W-7527W
8-Pin PDIP/8-Pin SOIC
1
2
3
4
8
7
6
5
WDO
RESET
WDI
PFO
MR
V
CC
GND
PFI
PT7A7531P-7537P
PT7A7531W-7537W
8-Pin PDIP/8-Pin SOIC
1
2
3
4
8
7
6
5
RESET
RESET
NC
PFO
Top View
Pin Description
Table 1. Pin Description
P in Na m e
MR
Vcc
GND
PFI
PFO
Typ e
I
Power
Ground
I
O
Descr ip t ion
Ma n u a l-R eset : triggers a reset pulse when pulled below 0.8V, active low. It has an internal 250
µA
pull-up current and be driven from a TTL or CMOS logic line as well as shorted to ground with a
switch.
Power Su p p ly
G r ou n d R efer en ce for all signals
Power -Fa il Volt a ge Mon it or I n p u t: When PFI is less than 1.25V, PFO goes low. Connect PFI to
GND or Vcc when not used.
Power -Fa il O u t p u t : it gets low and sinks current when PFI is less than 1.25V; otherwise PFO stays
high.
Wa t ch d og I n p u t: If WDI remains high or low for 1.6sec, the internal watchdog timer runs out and
WDO goes low. Floating WDI or connecting WDI to a high-impedance three-state buffer disables
the watchdog feature. The internal watchdog timer clears whenever reset is asserted. WDI is three-
stated, or WDI sees a rising or falling edge.
No C on n ect
O
R eset O u t p u t p u lses: low for 200ms when triggered, and stays low whenever Vcc is below the reset
threshold. It remains low for 200ms after Vcc rises above the reset threshold or MR goes from low
to high. A watchdog timeout will not trigger RESET unless WDO is connected to MR.
Wa t ch d og O u t p u t : pulls low when the internal watchdog timer finishes its 1.6sec count and does
not go high again until the watchdog is cleared. WDO also goes low during low-line conditions.
Whenever Vcc is below the reset threshold, WDO stays low; however, unlike RESET, WDO does
not have minimum pulse width. As soon as Vcc rises above the reset threshold, WDO goes high
with no delay.
T h e inver se of R E SE T: active high. Whenever RESET is high, RESET is low.
WDI
I
NC
RESET
WDO
O
RESET
PT0082(05/02)
O
4
Ver:1
Data Sheet
PT7A7511-7517/7521-7527/7531-7537
µ
P Supervisor Circuits
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Functional Description
The PT75xx family can assert reset output during power-up,
power-down and brownout conditions for uP system, detect
power failure or low-battery conditions with a 1.25V threshold
detector and have watchdog functions. Refer to Table 2 for
their individual features. The typical application see Figure 4.
Watchdog Timer
The watchdog circuit monitors the µP’s activity. If the µP does
not toggle the watchdog input (WDI) within 1.6sec and WDI is
not in high impedance, WDO goes low. As long as RESET is
asserted or the WDI input is in high impedance, the watchdog
timer will stay cleared and will not count. As soon as reset is
released and WDI is driven high or low, the timer will start
counting. Pulses as short as 50ns can be detected.
Typically, WDO will be connected to the non-maskable
interrupt input (NMI) of a µP. When V
CC
drops below the reset
threshold, WDO will go low whether or not the watchdog timer
has timed out yet. Normally this would trigger an NMI
interrupt, but RESET goes low simultaneously, and thus
overrides the NMI interrupt. If WDI is left unconnected, WDO
can be used as a low-line output. Since floating WDI disables
the internal timer, WDO goes low only when V
CC
falls below
the reset threshold, thus functioning as a low-line output.
Reset Output
The supervisory circuits can assert reset for a microprocessor
during power-up, power-down and brownout to prevent code
execution errors.
On power-up, once V
CC
reaches about 1.2V, RESET is a
guaranteed logic low of 0.4V or less. As V
CC
rises, RESET stays
low. When V
CC
rises above the reset threshold, an internal timer
releases RESET after about 200ms. RESET pulses low whenever
V
CC
drops below the reset threshold (brownout condition). If
brownout occurs in the middle of a previously initiated reset
pulse, the pulse continues for at least another 140ms.
On power-down, once V
CC
falls below the reset threshold,
RESET stays low and is guaranteed to be 0.4V or less until Vcc
drops below 1V.
The PT7A752x and PT7A753x active-high RESET output is
simply the complement of the RESET output, and is guaranteed
to be valid with V
CC
down to 1.2V. Some µPs, such as Intel’s
80C51, require an active-high reset pulse.
Manual Reset
The manual-reset input (MR) allows reset to be triggered by a
push-button switch. The switch is effectively debounced by
the 140ms minimum reset pulse width. MR is TTL/CMOS
logic compatible, so it can be driven by any logic reset output.
Power-Fail Comparator
The power-fail comparator will send out a Low signal once
detects a voltage lowered than 1.25V. It can be used for various
purposes because its output and non-inverting input are not
internally connected. The inverting input is internally
connected to a 1.25V reference.
Figure 4. Typical Application Circuit
IN
DC Linear
Regulator
OUT
Vcc
RESET
µ
P Supervisory
Circuit
PFI
WDI
WDO
MR
PFO
Vcc
RESET
I/O Line
NMI
Interrupt
µ
P
PT0082(05/02)
5
Ver:1
微控制器 MCU
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
