Rev.4.3
_00
CMOS SERIAL E
2
PROM
S-93C46B/56B/66B
The S-93C46B/56B/66B is a high speed, low current
consumption, 1/2/4 K-bit serial E
2
PROM with a wide
operating voltage range. It is organized as 64-word
×
16-
bit, 128-word
×
16-bit, 256-word
×
16-bit, respectively.
Each is capable of sequential read, at which time
addresses are automatically incremented in 16-bit
blocks. The instruction code is compatible with the
NM93CS46/56/66.
Features
•
Low current consumption
•
Wide operating voltage range
Standby:
1.5
µA
Max. (V
CC
=
5.5 V)
Operating: 0.8 mA Max. (V
CC
=
5.5 V)
0.4 mA Max. (V
CC
=
2.5 V)
Read:
1.8 to 5.5 V (at
−40
to
+85°C)
Write:
2.7 to 5.5 V (at
−40
to
+85°C)
•
Sequential read capable
•
Write disable function when power supply voltage is low
•
Function to protect against write due to erroneous instruction recognition
•
Endurance:
10
7
cycles/word
*1
(at
+25°C)
write capable,
10
6
cycles/word
*1
(at
+85°C)
3
×
10
5
cycles/word
*1
(at
+105°C)
*1.
For each address (Word: 16 bits)
•
Data retention: 10 years (after rewriting 10
6
cycles/word at
+85°C)
•
S-93C46B:
1 K-bit NM93CS46 instruction code compatible
•
S-93C56B:
2 K-bit NM93CS56 instruction code compatible
•
S-93C66B:
4 K-bit NM93CS66 instruction code compatible
•
High-temperature operation:
+105°C
Max. supported
(Only S-93Cx6BD0H-J8T2G, S-93Cx6BD0H-T8T2G)
•
Lead-free products
Packages
Package name
8-Pin DIP
8-Pin SOP(JEDEC)
8-Pin TSSOP
SNT-8A
Drawing code
Package
DP008-F
FJ008-A
FT008-A
PH008-A
Tape
FJ008-D
FT008-E
PH008-A
Reel
FJ008-D
FT008-E
PH008-A
Land
PH008-A
Caution This product is intended to use in general electronic devices such as consumer electronics,
office equipment, and communications devices. Before using the product in medical
equipment or automobile equipment including car audio, keyless entry and engine control
unit, contact to SII is indispensable.
Seiko Instruments Inc.
1
CMOS SERIAL E
2
PROM
S-93C46B/56B/66B
Pin Configurations
8-Pin DIP
Top view
CS
SK
DI
DO
1
2
3
4
8
7
6
5
VCC
NC
TEST
GND
Rev.4.3
_00
Table 1
Pin No.
Symbol
Description
1
CS
Chip select input
2
SK
Serial clock input
3
DI
Serial data input
4
DO
Serial data output
5
GND
Ground
*1
6
TEST
Test
7
NC
No connection
8
VCC
Power supply
*1.
Connect to GND or V
CC
.
Even if this pin is not connected, performance is not affected
so long as the absolute maximum rating is not exceeded.
Remark
See Dimensions for details of the package drawings.
Figure 1
S-93C46BD0I-D8S1G
S-93C56BD0I-D8S1G
S-93C66BD0I-D8S1G
8-Pin SOP(JEDEC)
Top view
CS
SK
DI
DO
1
2
3
4
8
7
6
5
VCC
NC
TEST
GND
Table 2
Pin No.
Symbol
Description
1
CS
Chip select input
2
SK
Serial clock input
3
DI
Serial data input
4
DO
Serial data output
5
GND
Ground
*1
6
TEST
Test
7
NC
No connection
8
VCC
Power supply
*1.
Connect to GND or V
CC
.
Even if this pin is not connected, performance is not affected
so long as the absolute maximum rating is not exceeded.
Remark
See Dimensions for details of the package drawings.
Figure 2
S-93C46BD0I-J8T1G
S-93C46BD0H-J8T2G
S-93C56BD0I-J8T1G
S-93C56BD0H-J8T2G
S-93C66BD0I-J8T1G
S-93C66BD0H-J8T2G
2
Seiko Instruments Inc.
Rev.4.3
_00
CMOS SERIAL E
2
PROM
S-93C46B/56B/66B
8-Pin SOP(JEDEC) (Rotated)
Top view
NC
VCC
CS
SK
1
2
3
4
8
7
6
5
TEST
GND
DO
DI
Table 3
Pin No.
Symbol
Description
1
NC
No connection
2
VCC
Power supply
3
CS
Chip select input
4
SK
Serial clock input
5
DI
Serial data input
6
DO
Serial data output
7
GND
Ground
*1
8
TEST
Test
*1.
Connect to GND or V
CC
.
Even if this pin is not connected, performance is not affected
so long as the absolute maximum rating is not exceeded.
Remark
See Dimensions for details of the package drawings.
Figure 3
S-93C46BR0I-J8T1G
S-93C56BR0I-J8T1G
S-93C66BR0I-J8T1G
8-Pin TSSOP
Top view
CS
SK
DI
DO
1
2
3
4
8
7
6
5
VCC
NC
TEST
GND
Table 4
Pin No.
Symbol
Description
1
CS
Chip select input
2
SK
Serial clock input
3
DI
Serial data input
4
DO
Serial data output
5
GND
Ground
*1
6
TEST
Test
7
NC
No connection
8
VCC
Power supply
*1.
Connect to GND or V
CC
.
Even if this pin is not connected, performance is not affected
so long as the absolute maximum rating is not exceeded.
Remark
See Dimensions for details of the package drawings.
Figure 4
S-93C46BD0I-T8T1G
S-93C46BD0H-T8T2G
S-93C56BD0I-T8T1G
S-93C56BD0H-T8T2G
S-93C66BD0I-T8T1G
S-93C66BD0H-T8T2G
Seiko Instruments Inc.
3
CMOS SERIAL E
2
PROM
S-93C46B/56B/66B
Rev.4.3
_00
SNT-8A
Top view
CS
SK
DI
DO
1
2
3
4
8
7
6
5
VCC
NC
TEST
GND
Table 5
Pin No.
Symbol
Description
1
CS
Chip select input
2
SK
Serial clock input
3
DI
Serial data input
4
DO
Serial data output
5
GND
Ground
*1
6
TEST
Test
7
NC
No connection
8
VCC
Power supply
*1.
Connect to GND or V
CC
.
Even if this pin is not connected, performance is not affected so
long as the absolute maximum rating is not exceeded.
Remark
See Dimensions for details of the package drawings.
Figure 5
S-93C46BD0I-I8T1G
S-93C56BD0I-I8T1G
S-93C66BD0I-I8T1G
4
Seiko Instruments Inc.
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
