input voltage to cause the output clocks to vary by
±100 ppm. Using ICS’ patented VCXO and analog
Phase-Locked Loop (PLL) techniques, the
device uses an inexpensive 10 MHz to 18 MHz
pullable crystal input to produce one or two output
clocks.
ICS manufactures the largest variety of Set-Top
Box and multimedia clock synthesizers for all
applications. Consult ICS to eliminate VCXOs,
crystals and oscillators from your board.
For a 5 V version of this chip use the MK2732-05.
Features
• Packaged in 16 pin narrow SOIC
• Replaces a VCXO and multiplier
• Uses an inexpensive pullable crystal
• Output clocks up to 108 MHz
• On-chip patented VCXO with pull range of
200 ppm (±100 ppm) minimum
• VCXO tuning voltage of 0 to 3.3 V
• Zero ppm synthesis error in both clocks
• Advanced, low power, sub-micron CMOS process
• 3.3 V operating voltage
• Industrial temperature version available
Block Diagram
VDD
3
3
S2:S0
VIN
10-18 MHz
pullable
crystal
X1
Voltage
Controlled
Crystal
Oscillator
PLL/Clock
Synthesis
Circuitry
Output
Buffer
CLK1
Output
Buffer
CLK2
X2
3
OE
GND
MDS 3732-05 B
1
Revision 101001
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose• CA• 95126• (408)295-9800 tel• www.icst.com
MK3732-05
Low Phase Noise VCXO+Multiplier
Pin Assignment
Clock Select Table
S2
0
0
0
0
0
0
1
1
1
1
1
1
S1
0
0
0
1
1
1
0
0
0
1
1
1
S0
0
M
1
0
M
1
0
M
1
0
M
1
CLK1
REF/4
OFF
OFF
OFF
OFF
OFF
Test
OFF
OFF
OFF
OFF
OFF
CLK2
REF/2
x0.666
x2.6666
x4
x1.5
x1.3333
Test
x4
x2
x3
x5
x6
X1
VDD
VDD
VIN
GND
GND
S2
OE
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
X2
NC
S1
GND
CLK2
VDD
S0
CLK1
16 pin narrow (150 mil) SOIC
Pin Descriptions
Number
1
2, 3
4
5, 6, 13
7
8
9
10
11
12
14
15
16
0=connect directly to GND, 1=connect
directly to VDD, OFF=output stopped low.
Type Description
XI
P
VI
P
I
I
O
TI
P
O
I
-
XO
Crystal connection. Connect to a pullable crystal of 10-18 MHz.
Connect to +3.3V.
Voltage Input to VCXO. Zero to 3.3 V signal which controls the frequency of the VCXO.
Connect to ground.
Select input pin 2. Selects outputs per table above.
Output Enable. Tri-states outputs when low.
Clock Output pin 1 per table above.
Select input pin 0. Selects outputs per table above.
Connect to +3.3V.
Clock Output pin 2 per table above.
Select input pin 1. Selects outputs per table above.
Nothing is connected internally to this pin.
Crystal connection. Connect to a pullable crystal of 10-18 MHz.
Name
X1
VDD
VIN
GND
S2
OE
CLK1
S0
VDD
CLK2
S1
NC
X2
Key: I = Input with internal pull-up resistors; TI = tri-level input; O = output; P = power supply connection; VI = analog
voltage input; XI, XO = crystal pins.
External Components
The MK3732-05 requires a minimum number of external components for proper operation. Decoupling capacitors of
0.01µF should be connected between VDD and GND on pins 3 and 5, and VDD and GND on pins 11 and 13, as
close to the MK3732-05 as possible. A series termination resistor of 33
Ω
may be used for each clock output. The
input crystal must be connected as close to the chip as possible. The input crystal should be a fundamental mode,
parallel resonant, pullable, AT cut. See page 4 for crystal specifications. Consult ICS for recommended suppliers.
IMPORTANT - consult the application note MAN05 for layout guidelines.
MDS 3732-05 B
2
Revision 101001
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose• CA• 95126• (408)295-9800 tel• www.icst.com
MK3732-05
Low Phase Noise VCXO+Multiplier
Electrical Specifications
Parameter
Conditions
ABSOLUTE MAXIMUM RATINGS (note 1)
Supply voltage, VDD
Referenced to GND
Inputs and Clock Outputs
Referenced to GND
Ambient Operating Temperature
Soldering Temperature
Max of 10 seconds
Storage temperature
DC CHARACTERISTICS (VDD = 3.3 V unless noted)
Core Operating Voltage, VDD
Input High Voltage, VIH, X1 pin only
Input Low Voltage, VIL, X1 pin only
Input High Voltage, VIH, binary inputs
S2, S1, OE
Input Low Voltage, VIL, binary inputs
S2, S1, OE
Input High Voltage, VIH, trinary input
S0, pin 10
Input Low Voltage, VIL, trinary input
S0, pin 10
Output High Voltage, VOH
IOH=-12mA
Output Low Voltage, VOL
IOL=12mA
Output High Voltage, VOH, CMOS level
IOH=-8mA
Operating Supply Current, IDD
No Load
Short Circuit Current
Each output
Input Capacitance
S2:S0, OE
Frequency synthesis error
Both clocks
VIN, VCXO control voltage
AC CHARACTERISTICS (VDD = 3.3 V unless noted)
Input Crystal Frequency
Output Clock Frequency
Output Clock Rise Time
0.8 to 2.0V
Output Clock Fall Time
2.0 to 0.8V
Output Clock Duty Cycle
At VDD/2
Maximum Absolute Jitter
Phase Noise, relative to carrier
10 kHz offset
Output pullability, note 2
0V
≤
VIN
≤
3.3V
Minimum
Typical
Maximum
Units
V
V
°C
°C
°C
V
V
V
V
V
V
V
V
V
V
mA
mA
pF
ppm
V
MHz
MHz
ns
ns
%
ps
dBc/Hz
ppm
-0.5
-40
-65
3.15
VDD/2 + 1
2
3.3
VDD/2
VDD/2
7
VDD+0.5
85
260
150
3.45
VDD/2 - 1
0.8
VDD -0.5
0.5
2.4
0.4
VDD - 0.4
12
±50
7
0
10
2.5
0
3.3
18
108
1.5
1.5
60
±200
-115
±100
40
Notes: 1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device.
Prolonged exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
2. With an ICS approved pullable crystal.
See application note MAN05 for crystal information. MAN05 is available on the internet at
www.icst.com/pdf/man05.pdf
MDS 3732-05 B
3
Revision 101001
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose• CA• 95126• (408)295-9800 tel• www.icst.com
MK3732-05
Low Phase Noise VCXO+Multiplier
Package Outline and Package Dimensions
(For current dimensional specifications, see JEDEC Publication No. 95.)
16 pin SOIC narrow
Inches
Symbol
Min
Max
A
0.0532 0.0688
A1
0.0040 0.0098
B
0.0130 0.0200
C
0.075
0.098
D
0.3859 0.3937
E
0.1497 0.1574
e
.050 BSC
H
0.2284 0.2440
h
0.0099 0.0195
L
0.0160 0.0500
A
L
Millimeters
Min
Max
1.35
1.75
0.10
0.24
0.33
0.51
1.91
2.40
9.80 10.00
3.80
4.00
1.27 BSC
5.80
6.20
0.25
0.50
0.41
1.27
E
H
h x 45°
D
A1
e
B
C
Ordering Information
Part/Order Number
MK3732-05S
MK3732-05STR
MK3732-05SI
MK3732-05SITR
Marking
MK3732-05S
MK3732-05S
MK3732-05SI
MK3732-05SI
Shipping packaging
tubes
tape and reel
tubes
tape and reel
Package
16 pin SOIC
16 pin SOIC
16 pin SOIC
16 pin SOIC
Temperature
0-70 °C
0-70 °C
-40-85°C
-40-85°C
While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no
responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits,
patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring
extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by
ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life
support devices or critical medical instruments.
MDS 3732-05 B
4
Revision 101001
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose• CA• 95126• (408)295-9800 tel• www.icst.com
1 Introduction
In the mid-1960s, American scientist Maas conducted extensive experimental research on the charging process of open-cell batteries and proposed an acceptable charging curve for ...[详细]
与云数据库相比,小型计算机是专门为网络边缘的去中心化坚固计算而构建的。通过将应用程序、分析和处理服务移动到更靠近数据生成源的位置,业务运营可以获得改进的实时计算应用程序性能。 l 从奔腾到酷睿i5的可扩展CPU性能 l 智能电源点火管理和CAN总线网络支持 l 无线局域网和广域网LTE连接 l 丰富的I/O可扩展性,包括PoE、PCI、PCIe、COM l 适用于宽工作温度和宽电压输入的坚固...[详细]