High-Performance Surface-Mount
TTL Delay Lines
n
Five equal taps in 20% increments of total delay.
n
Lumped constant, active series.
n
Transfer-molded packaging for highest reliability.
n
Designed for leading edge timing. Trailing edge
CTTLDL,
BJTTLDL,
GBTTLDL,
BTTLDL
n
Military models with temperature range -55 to
timing available.
n
Supports Schottky TTL, FAST, and FACT logics.
n
Fanout 1 -- 20 loads; logic 0 -- 10 loads.
n
Temperature coefficient +2 ns or +4% (whichever is
greater) at maximum delay, 0 to 70oC.
+125
o
C and ceramic package IC to meet MIL-STD-
883C, but not screened to that specification, add
suffix “M” to part number.
n
Military models as above, but with ceramic package
IC screened to MIL-STD 883C and 38510, add
suffix “MX” to part number.
n
Military models as “MX” above, but with in-house
burn-in and thermal shock, add suffix “MY”.
LOW PROFILE SURFACE-MOUNT 5-TAP TTL DELAY LINES
TAP D ELA YS (ns)
T ECH NITROL
PART NO.
CT TLDL025
CT TLDL050
CT TLDL075
CT TLDL100
CT TLDL125
CT TLDL150
CT TLDL200
ALL TAPS
O.175”
MAX
HEIGHT
T
D
1
D
5.0
10.0
15.0
20.0
25.0
30.0
40.0
T
D
2
D
10.0
20.0
30.0
40.0
50.0
60.0
80.0
T
D
3
D
15.0
30.0
45.0
60.0
75.0
90.0
120.0
T
D
4
D
20.0
40.0
60.0
80.0
100.0
120.0
160.0
T
D
5
D
25.0
50.0
75.0
100.0
125.0
150.0
200.0
T
RO
RO
2.0
2.0
2.0
2.0
2.0
2.0
2.0
T
FO
FO
2.0
2.0
2.0
5.0
5.0
6.0
7.0
For TTL delay lines qualified
to MIL-D-83532, refer to PSC
information sheet entitled
“QPL Active Delay Lines.”
Delay Characteristics measured at Vcc = 5.0V, 25
o
C, no load.
Delay Tolerance +2 ns or 5%, whichever is greater.
Rise time measured @ 0.8V to 2.0V levels.
For minimum input pulse width -- contact factory.
MECHANICAL OUTLINE
SCHEMATIC
Notes
n
Pin numbers shown are for reference only
and are not necessarily marked on unit.
n
Lead material is electro tin plated
(alloy 42) or solder dipped.
n
All specifications are subject to change
without notice.
TWO PEARL BUCK COURT
l
BRISTOL, PA 19007-6812
l
TEL 215-781-6400
l
FAX 215-781-6403
l
www.pulsespecialty.com
SURFACE-MOUNT 5-TAP TTL DELAY LINES -- 1/2” SQ.
ALL TAPS
T ECHNITR OL
PAR T NO.
PART NO.
PA RT NO.
TAP D ELAYS (ns)
CTTLDL,
BJTTLDL,
GBTTLDL,
BTTLDL
(Max.)
T
D
5
D
25.0
50.0
75.0
100.0
125.0
150.0
200.0
T
D
1
D
BJT TLDL025
BJT TLDL050
BJT TLDL075
BJT TLDL100
BJT TLDL125
BJT TLDL150
BJT TLDL200
GBTT LDL025
GBTT LDL050
GBTT LDL075
GBTT LDL100
GBTT LDL125
GBTT LDL150
GBTT LDL200
BT TTLDL25
BT TTLDL50
BT TTLDL75
BTTTLDL100
BTTTLDL125
BTTTLDL150
BTTTLDL200
5.0
10.0
15.0
20.0
25.0
30.0
40.0
T
D
2
D
10.0
20.0
30.0
40.0
50.0
60.0
80.0
T
D
3
D
15.0
30.0
45.0
60.0
75.0
90.0
120.0
T
D
4
D
20.0
40.0
60.0
80.0
100.0
120.0
160.0
T
RO
RO
2.0
2.0
2.0
2.0
2.0
2.0
2.0
T
FO
FO
2.0
2.0
2.0
5.0
6.0
7.0
8.0
Delay Characteristics measured at Vcc = 5.0V, 25
o
C, no load.
Delay Tolerance +2 ns or 5%, whichever is greater.
Rise time measured @ 0.8V to 2.0V levels.
For minimum input pulse width -- contact factory.
SCHEMATICS
BJTTLDL
MECHANICAL OUTLINES
J-Lead
BJTTLDL
GBTTLDL and BTTLDL
Gull Wing
GBTTLDL
C-Lead
BTTLDL
Notes
n
Pin numbers shown are for reference only
and are not necessarily marked on unit.
n
Lead material is electro tin plated
(alloy 42) or solder dipped.
n
All specifications are subject to change
without notice.
TWO PEARL BUCK COURT
l
BRISTOL, PA 19007-6812
l
TEL 215-781-6400
l
FAX 215-781-6403
l
www.pulsespecialty.com
TI技术论坛
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
