Ordering number : ENN8013
SANYO Semiconductors
DATA SHEET
LC723341E
Overview
ETR Controller
CMOS IC
The LC723341E is a single-chip microcontroller/electronic tuner that also integrates a 250 MHz PLL circuit and a
1/4-duty 1/2-bias LCD driver on the same chip.
Functions
• Program memory (ROM): 4096
×
16 bits (8 KB)
• Data memory (RAM): 256
×
4 bits
• Cycle time: 1.33 µs (all one-word instructions) at 4.5 MHz
• Stack: 8 levels
• LCD driver: 48 to 80 segments (1/4-duty 1/2-bias drive)
• Interrupts: External interrupts: 2 systems
Timer interrupts: 2 systems (1, 5, 10 or 50 ms)
• A/D converter: Four input channels (6-bit successive approximation conversion)
• Dedicated input ports: 8 ports (of which 4 can be switched for use as A/D converter inputs)
• Dedicated output ports: 10 ports (of which 6 are open-drain ports and 4 can be switched between CMOS and open-
drain specifications)
• I/O ports: 19 ports (of which 8 can be switched for use as segment ports)
• PLL: Reference frequencies: 3, 3.125, 5, 6.25, 12.5 and 25 kHz
Supports dead zone control (4 types) and features a built-in unlock detection circuit.
• Input frequency (input sensitivity): FM band - 10 to 250 MHz
AM band- 0.5 to 40 MHz
• Input sensitivity: FM band - 35 mV rms (Above 130 MHz: 50 mV rms)
AM band - 35 mV rms
• IF counting: HCTR input - 0.4 to 12 MHz (35 mV rms)
• External reset input: The program counter starts from location 0 during CPU and PLL operation
• Reset: Built-in voltage detection reset circuit
• Halt mode: The controller's operating clock is temporarily slowed to reduce current drain.
• Backup mode: The crystal oscillator is stopped.
• Static power on function: Backup mode is cleared using the PF port.
• Beep tone: Frequencies of 0.75, 1.25, 1.5, 2.08. 2.5, 3.125, and 6.25 kHz
• Memory retention voltage: 0.9 V or higher
• VDD: PLL 4.5 to 5.5 V
CPU 3.5 to 5.5 V
• Package: QIP64E (0.8 mm pitch)
!
Any and all SANYO products described or contained herein do not have specifications that can handle applications
that require extremely high levels of reliability, such as life-support systems, aircraft’s control systems, or other
applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult
with your SANYO representative nearest you before using any SANYO products described or contained herein in
such applications.
!
SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even
momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in
products specifications of any and all SANYO products described or contained herein.
SANYO Electric Co., Ltd. Semiconductor Company
TOKYO OFFICE Tokyo Bldg., 1-10, 1 chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN
92504TN (OT) No.8013-1/11
LC723341E
Specifications
Absolute Maximum Ratings
at Ta = 25°C, V
SS
= 0 V
Parameter
Maximum supply voltage
Input voltage
Output voltage
V
IN
V
OUT
1
V
OUT
2
I
OUT
1
I
OUT
2
Output current
I
OUT
3
I
OUT
4
I
OUT
5
Allowable power dissipation
Operating temperature
Storage temperature
Pdmax
Topr
Tstg
Symbol
V
DD
max
All input pins
PE2, PL0 to PL3
All output pins except V
OUT
1
PC, PD, PE3, PG, PH, PK, EO
PB
PE2, PL0 to PL3
S1 to S20
COM1 to COM4
Ta =
−20
to +70°C
Conditions
Ratings
−0.3
to +6.5
−0.3
to VDD to +0.3
−0.3
to +15
−0.3
to VDD + 0.3
0 to 3
0 to 1
0 to 2
0 to 1
3
300
−20
to +70
−45
to +125
Unit
V
V
V
V
mA
mA
mA
µA
mA
mW
°C
°C
Package Dimensions
unit: mm
3159A
17.2
14.0
48
49
33
32
14.0
64
1
0.8
(1.0)
0.35
16
17
17.2
0.15
3.0max
0.1
(2.7)
SANYO : QIP64E (14
×
14)
0.8
No.8013-2/11
LC723341E
Allowable Operating Ranges
at Ta = -20 to +70°C, V
DD
= 2.6 to 5.5V
Parameter
Symbol
V
DD
1
Supply voltage
V
DD
2
V
DD
3
V
IH
1
High-level input voltage
V
IH
2
V
IH
3
V
IL
1
Low-level input voltage
V
IL
2
V
IL
3
V
IN
1
Input amplitude
V
IN
2
V
IN
3
V
IN
4
Input voltage range
V
IN
5
F
IN
1
F
IN
2
Input frequency
F
IN
3
F
IN
4
F
IN
5
F
IN
6
PLL operating voltage
Memory retention voltage
CPU operating voltage
Input ports other than V
IH
2, V
IH
3, AMIN, FMIN, HCTR, and
XIN
BRES
The PF port
Input ports other than V
IL
2, V
IL
3, AMIN, FMIN, HCTR, and
XIN
BRES
The PF port
XIN
FMIN: F
IN
2, AMIN
FMIN: F
IN
3
HCTR
ADI0, ADI1, ADI2, ADI3
XIN
FMIN: V
IN
2, V
DD
1
FMIN: V
IN
3, V
DD
1
AMIN(H): V
IN
2, V
DD
1
AMIN(L): V
IN
2, V
DD
1
HCTR: V
IN
4, V
DD
1
Conditions
Ratings
min
4.5
0.9
2.6
0.7V
DD
0.8V
DD
0.6V
DD
0
0
0
0.5
0.035
0.05
0.035
0
4.0
10
130
2
0.5
0.4
4.5
typ
max
5.5
5.5
5.5
V
DD
V
DD
V
DD
0.3V
DD
0.2V
DD
0.2V
DD
1.5
0.35
0.35
0.35
V
DD
5.0
130
250
40
10
15
V
V
V
V
V
V
Vrms
Vrms
Vrms
Vrms
V
MHz
MHz
MHz
MHz
MHz
MHz
V
Unit
No.8013-3/11
LC723341E
Electrical Characteristics under the Allowable Operating Conditions
Parameter
Symbol
I
IH
1
High-level input
current
I
IH
2
I
IH
3
I
IL
1
Low-level input
current
Input floating voltage
Pull-down resistance
Hysteresis
I
IL
2
I
IL
3
V
IF
R
PD
1
R
PD
2
V
H
V
OH
1
V
OH
2
High-level output
voltage
V
OH
3
V
OH
4
V
OH
5
V
OH
6
V
OL
1
V
OL
2
Low-level output
voltage
V
OL
3
V
OL
4
V
OL
5
V
OL
6
V
OL
7
Output off leakage
current
Output mid-level
voltage
A/D conversion error
Power down detection
voltage
V
DET
I
DD
1
Current drain
I
DD
2
I
DD
3
I
DD
4
V
DD
1: F
IN
2 130MHz Ta = 25°C
V
DD
3: Halt mode, Ta = 25°C *1
V
DD
= 5.5 V, oscillator stopped, Ta = 25°C *2
V
DD
= 2.5 V, oscillator stopped, Ta = 25°C *2
I
OFF
1
I
OFF
2
V
M
XIN: V
I
= V
DD
= 5.0V
FMIN, AMIN, HCTR: V
I
= V
DD
= 5.0V
Ports PA (pull-down resistors disabled), PC, PD, PF, PG, PH,
and PK. BRES: V
I
= V
DD
= 5.0 V.
XIN: V
I
= V
DD
= V
SS
FMIN, AMIN, HCTR: V
I
= V
DD
= V
SS
Ports PA (pull-down resistors disabled), PC, PD, PF, PG, PH,
and PK. BRES: V
I
= V
DD
= V
SS
.
PA. Pull-down resistors enabled
PA pull-down resistors. V
DD
= 5.0 V
TEST1 resistance
BRES
PB: IO = 1mA
PC, PD, PE3, PG, PH, PK: I
O
= 1mA
EO: I
O
= 500µA
XOUT: I
O
= 200µA
S1 to S20: I
O
= 100µA
COM1, COM2, COM3, COM4: I
O
= 5µA
PB: I
O
=
−50µA
PC, PD, PE3, PG, PH, PK: I
O
=
−1mA
EO: I
O
=
−500µA
XOUT: I
O
=
−200µA
S1 to S20: I
O
=
−100µA
COM1, COM2, COM3, COM4: I
O
=
−5µA
PE2, PL0 to PL3: IO = 5mA
The PB, PC, PD, PE3, PG, PH, PK, and EO ports
PE2, PL0 to PL3
COM1, COM2, COM3, COM4: V
DD
= 5.0V
ADI0, ADI1, ADI2, ADI3
−3
−100
2.0
−1/2
2.7
3.0
15
0.6
5
1
2.5
0.5
0.1V
DD
V
DD
−2.0
V
DD
−1.0
V
DD
−1.0
V
DD
−1.0
V
DD
−1.0
V
DD
−0.75
V
DD
−0.5
1.0
2.0
1.0
1.0
1.0
1.0
0.75
2.0
+3
+100
3.0
+1/2
3.3
20
V
DD
−1.0
75
100
10
−2.0
−4.0
−5.0
−10
Conditions
Ratings
min
2.0
4.0
typ
5.0
10
max
15
30
3
−15
−30
−3
0.05V
DD
200
Unit
µA
µA
µA
µA
µA
µA
V
kΩ
kΩ
V
V
V
V
V
V
V
V
V
V
V
V
V
V
µA
nA
V
LSB
V
mA
mA
µA
µA
Note: The halt mode current is used to execute 20 instruction steps every 125 ms.
No.8013-4/11
LC723341E
*1 Halt and PLL stop mode current measurement conditions
30pF
4.5MHz
XOUT VDD BRES
XIN
PA, PF
VSS
FMIN
AMIN
HCTR
TEST1
With all ports other than those mentioned above left open.
With output mode selected for PC and PD.
With segment mode selected for S13 to S20.
Set up halt mode with a software instruction.
The state where CPU operation is stopped without
stopping the crystal oscillator.
A
30pF
*2 Backup mode current measurement conditions
30pF
4.5MHz
A
XOUT VDD BRES
XIN
30pF
VSS
FMIN
AMIN
HCTR
TEST1
With all ports other than those mentioned above left open.
With output mode selected for PC and PD.
With segment mode selected for S13 to S20.
Set up backup mode with a software instruction.
The state where the crystal oscillator is stopped.
No.8013-5/11
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
