SB82371,SB82371 pdf中文资料,SB82371引脚图,SB82371电路-Datasheet-电子工程世界

Datasheet> 器件分类 > SB82371

文档预览

SB82371: 产品描述82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR; 文件大小506KB，共122页; 制造商Intel(英特尔); 官网地址http://www.intel.com/

下载文档全文预览

SB82371概述

82371FB (PIIX) AND 82371SB (PIIX3) PCI ISA IDE XCELERATOR

文档预览

下载PDF文档

全文
预览

82371FB (PIIX) AND 82371SB (PIIX3)

PCI ISA IDE XCELERATOR

Enhanced DMA Functions



Two 8237 DMA Controllers



Fast Type F DMA



Compatible DMA Transfers



7 Independently Programmable

Channels

X-Bus Peripheral Support



Chip Select Decode



Controls Lower X-Bus Data Byte

Transceiver

I/O Advanced Programmable Interrupt

Controller (IOAPIC) Support (PIIX3)

Universal Serial Bus (USB) Host Controller

(PIIX3)



Compatible with Universal Host

Controller Interface (UHCI)



Contains Root Hub with 2 USB Ports

System Power Management (Intel SMM

Support)



Programmable System Management

Interrupt (SMI)—Hardware Events,

Software Events, EXTSMI#



Programmable CPU Clock Control

(STPCLK#)



Fast On/Off Mode

Non-Maskable Interrupts (NMI)



PCI System Error Reporting

NAND Tree for Board-Level ATE Testing

208-Pin QFP

Bridge Between the PCI Bus and ISA Bus

PCI and ISA Master/Slave Interface



PCI from 25–33 MHz



ISA from 7.5–8.33 MHz



5 ISA Slots

Fast IDE Interface



Supports PIO and Bus Master IDE



Supports up to Mode 4 Timings



Transfer Rates to 22 MB/Sec



8 x 32-Bit Buffer for Bus Master IDE PCI

Burst Transfers



Separate Master/Slave IDE Mode

Support (PIIX3)

Plug-n-Play Port for Motherboard Devices



2 Steerable DMA Channels (PIIX Only)



Fast DMA with 4-Byte Buffer (PIIX Only)



2 Steerable Interrupts Lines on the PIIX

and 1 Steerable Interrupt Line on the

PIIX3



1 Programmable Chip Select

Steerable PCI Interrupts for PCI Device Plug-

n-Play

PCI Specification Revision 2.1 Compliant

(PIIX3)

Functionality of One 82C54 Timer



System Timer; Refresh Request;

Speaker Tone Output

Two 82C59 Interrupt Controller Functions



14 Interrupts Supported



Independently Programmable for

Edge/Level Sensitivity

The 82371FB (PIIX) and 82371SB (PIIX3) PCI ISA IDE Xcelerators are multi-function PCI devices

implementing a PCI-to-ISA bridge function and an PCI IDE function. In addition, the PIIX3 implements a

Universal Serial Bus host/hub function. As a PCI-to-ISA bridge, the PIIX/PIIX3 integrates many common I/O

functions found in ISA-based PC systems—a seven-channel DMA controller, two 82C59 interrupt controllers,

an 8254 timer/counter, and power management support. In addition to compatible transfers, each DMA

channel supports type F transfers. Chip select decoding is provided for BIOS, real time clock, and keyboard

controller. Edge/Level interrupts and interrupt steering are supported for PCI plug and play compatibility. The

PIIX/PIIX3 supports two IDE connectors for up to four IDE devices providing an interface for IDE hard disks

and CD ROMs. The PIIX/PIIX3 provides motherboard plug and play compatibility. PIIX implements two

steerable DMA channels (including type F transfers) and up to two steerable interrupt lines. PIIX3 implements

one steerable interrupt line. The interrupt lines can be routed to any of the available ISA interrupts. Both

PIIX/PIIX3 implement a programmable chip select.

PIIX3 contains a Universal Serial Bus (USB) Host Controller that is UHCI compatible. The Host Controller’s

root hub has two programmable USB ports. PIIX3 also provides support for an external IOAPIC.

This document describes the PIIX3 Component. Unshaded areas describe the 82371FB PIIX. Shaded areas,

like this one, describe the PIIX3 operations that differ from the 82371FB PIIX.

April 1997

Order Number: 290550-002

82371FB (PIIX) AND 82371SB (PIIX3)

CONTENTS

PAGE

REVISION HISTORY...................................................................................................................................... 7

1.0. SIGNAL DESCRIPTION .......................................................................................................................... 9

1.1. PCI Interface Signals ........................................................................................................................... 9

1.2. Motherboard I/O Device Interface Signals .......................................................................................... 10

1.3. IDE Interface Signals ......................................................................................................................... 11

1.4. ISA Interface Signals.......................................................................................................................... 13

1.5. DMA Signals ...................................................................................................................................... 15

1.6. Timer/Counter Signals........................................................................................................................ 15

1.7. Interrupt Controller Signals................................................................................................................. 16

1.8. System Power Management (SMM) Signals ...................................................................................... 16

1.9. X-Bus Signals .................................................................................................................................... 17

1.10. APIC Bus Signals (PIIX3 Only) ........................................................................................................ 18

1.11. Universal Serial Bus Signals (PIIX3 Only) ........................................................................................ 19

1.12. System Reset Signals ...................................................................................................................... 19

1.13. Test Signals ..................................................................................................................................... 20

1.14. Power and Ground Signals............................................................................................................... 20

1.15. Signal State During Reset ................................................................................................................ 21

2.0. REGISTER DESCRIPTION ................................................................................................................... 22

2.1. Register Access ................................................................................................................................. 22

2.2. PCI Configuration Registers—PCI To ISA Bridge (Function 0)........................................................... 31

2.2.1. VID—VENDOR IDENTIFICATION REGISTER (Function 0)........................................................ 31

2.2.2. DID—DEVICE IDENTIFICATION REGISTER (Function 0) ......................................................... 31

2.2.3. PCICMD—COMMAND REGISTER (Function 0) ......................................................................... 31

2.2.4. PCISTS—PCI DEVICE STATUS REGISTER (Function 0) .......................................................... 32

2.2.5. RID—REVISION IDENTIFICATION REGISTER (Function 0)...................................................... 33

2.2.6. CLASSCCLASS CODE REGISTER (Function 0)..................................................................... 33

2.2.7. HEDT—HEADER TYPE REGISTER (Function 0) ....................................................................... 33

2.2.8. IORT—ISA I/O RECOVERY TIMER REGISTER (Function 0) ..................................................... 33

2.2.9. XBCS—X-BUS CHIP SELECT REGISTER (Function 0) ............................................................. 34

2.2.10. PIRQRC[A:D]—PIRQx ROUTE CONTROL REGISTERS (Function 0)...................................... 36

2.2.11. TOM—TOP OF MEMORY REGISTER (Function 0).................................................................. 36

2.2.12. MSTAT—MISCELLANEOUS STATUS REGISTER (Function 0)............................................... 37

2.2.13. MBIRQ[1:0]—MOTHERBOARD DEVICE IRQ ROUTE CONTROL REGISTERS (Function 0) .. 39

2.2.14. MBDMA[1:0]—MOTHERBOARD DEVICE DMA CONTROL REGISTERS (Function 0) ............ 40

2.2.15. PCSC—PROGRAMMABLE CHIP SELECT CONTROL REGISTER (Function 0) ..................... 40

2.2.16. APICBASE—APIC BASE ADDRESS RELOCATION REGISTER (Function 0) (PIIX3 Only) ..... 41

2.2.17. DLC—DETERMINISTIC LATENCY CONTROL REGISTER (Function 0) (PIIX3 Only) ............. 42

2.2.18. SMICNTL—SMI CONTROL REGISTER (Function 0)................................................................ 43

82371FB (PIIX) AND 82371SB (PIIX3)

2.2.19. SMIEN—SMI ENABLE REGISTER (Function 0) ....................................................................... 43

2.2.20. SEE—SYSTEM EVENT ENABLE REGISTER (Function 0) ...................................................... 44

2.2.21. FTMR—FAST OFF TIMER REGISTER (Function 0)................................................................. 45

2.2.22. SMIREQ—SMI REQUEST REGISTER (Function 0) ................................................................. 45

2.2.23. CTLTMR—CLOCK SCALE STPCLK# LOW TIMER (Function 0) .............................................. 46

2.2.24. CTHTMR—CLOCK SCALE STPCLK# HIGH TIMER (Function 0)............................................. 47

2.3. PCI Configuration Registers—IDE Interface (Function 1) ................................................................... 47

2.3.1. VID—Vendor Identification Register (Function 1) ........................................................................ 47

2.3.2. DID—DEVICE IDENTIFICATION REGISTER (Function 1) ......................................................... 47

2.3.3. PCICMD—COMMAND REGISTER (Function 1) ......................................................................... 48

2.3.4. PCISTS—PCI DEVICE STATUS REGISTER (Function 1) .......................................................... 48

2.3.5. RID—REVISION IDENTIFICATION REGISTER (Function 1)...................................................... 49

2.3.6. CLASSCCLASS CODE REGISTER (Function 1)..................................................................... 49

2.3.7. MLT—MASTER LATENCY TIMER REGISTER (Function 1) ...................................................... 49

2.3.8. HEDT—HEADER TYPE REGISTER (Function 1) ....................................................................... 50

2.3.9. BMIBA—BUS MASTER INTERFACE BASE ADDRESS REGISTER (Function 1) ...................... 50

2.3.10. IDETIM—IDE TIMING REGISTER (Function 1) ........................................................................ 51

2.3.11. SIDETIM—SLAVE IDE TIMING REGISTER (Function 1) (PIIX3 Only) ..................................... 52

2.4. PCI Configuration RegistersUniversal Serial Bus (Function 2) (PIIX3 Only).................................... 53

2.4.1. VID—VENDOR IDENTIFICATION REGISTER (Function 2) (PIIX3)............................................ 53

2.4.2. DIDDEVICE IDENTIFICATION REGISTER (Function 2) (PIIX3) ............................................. 54

2.4.3. PCICMDCOMMAND REGISTER (Function 2) (PIIX3) ............................................................. 54

2.4.4. DSDEVICE STATUS REGISTER (Function 2) (PIIX3)............................................................. 55

2.4.5. RIDREVISION IDENTIFICATION REGISTER (Function 2) (PIIX3).......................................... 55

2.4.6. CLASSCCLASS CODE REGISTER (Function 2) (PIIX3)......................................................... 56

2.4.7. MLTMASTER LATENCY TIMER REGISTER (Function 2) (PIIX3) .......................................... 56

2.4.8. HEDTHEADER TYPE REGISTER (Function 2) (PIIX3) ........................................................... 57

2.4.9. BASEADD



I/O SPACE BASE ADDRESS (Function 2) (PIIX3) ................................................ 57

2.4.10. ILInterrupt Line Register (Function 2) (PIIX3)......................................................................... 57

2.4.11. INTRPINTERRUPT PIN (Function 2) (PIIX3) ......................................................................... 58

2.4.12. SBRNUMSERIAL BUS RELEASE NUMBER (Function 2) (PIIX3) ......................................... 58

2.4.13. MSTATMISCELLANEOUS STATUS REGISTER (Function 2) (PIIX3)................................... 58

2.4.14. LEGSUPLEGACY SUPPORT REGISTER (FUNCTION 2) (PIIX3) ........................................ 59

2.5. ISA-Compatible Registers .................................................................................................................. 61

2.5.1. DMA REGISTERS....................................................................................................................... 61

2.5.1.1. DCOM—DMA Command Register........................................................................................ 61

2.5.1.2. DCM—DMA Channel Mode Register.................................................................................... 61

2.5.1.3. DR—DMA Request Register................................................................................................. 62

2.5.1.4. Mask Register—Write Single Mask Bit ................................................................................. 63

2.5.1.5. Mask Register—Write All Mask Bits...................................................................................... 63

2.5.1.6. DS—DMA Status Register.................................................................................................... 64

2.5.1.7. DMA Base And Current Address Registers (8237 Compatible Segment).............................. 64

2.5.1.8. DMA Base And Current Byte/Word Count Registers (Compatible Segment) ........................ 65

82371FB (PIIX) AND 82371SB (PIIX3)

2.5.1.9. DMA Memory Low Page Registers ....................................................................................... 65

2.5.1.10. DMA Clear Byte Pointer Register........................................................................................ 66

2.5.1.11. DMC—DMA Master Clear Register..................................................................................... 66

2.5.1.12. DCLM—DMA Clear Mask Register ..................................................................................... 66

2.5.2. TIMER/COUNTER REGISTER DESCRIPTION .......................................................................... 66

2.5.2.1. TCW—Timer Control Word Register..................................................................................... 66

2.5.2.2. Interval Timer Status Byte Format Register .......................................................................... 68

2.5.2.3. Counter Access Ports Register ............................................................................................. 69

2.5.3. INTERRUPT CONTROLLER REGISTERS ................................................................................. 69

2.5.3.1. ICW1—Initialization Command Word 1 Register................................................................... 70

2.5.3.2. ICW2—Initialization Command Word 2 Register................................................................... 70

2.5.3.3. ICW3—Initialization Command Word 3 Register................................................................... 71

2.5.3.4. ICW3—Initialization Command Word 3 Register................................................................... 71

2.5.3.5. ICW4—Initialization Command Word 4 Register................................................................... 71

2.5.3.6. OCW1—Operational Control Word 1 Register ...................................................................... 72

2.5.3.7. OCW2—Operational Control Word 2 Register ...................................................................... 72

2.5.3.8. OCW3—Operational Control Word 3 Register ...................................................................... 73

2.5.3.9. ELCR1—Edge/Level Triggered Register............................................................................... 74

2.5.3.10. ELCR2—Edge/Level Triggered Register............................................................................. 74

2.5.4. X-BUS, COPROCESSOR, and RESET REGISTERS ................................................................. 75

2.5.4.1. Reset X-Bus IRQ12 And IRQ1 Register................................................................................ 75

2.5.4.2. Coprocessor Error Register .................................................................................................. 75

2.5.4.3. RC—Reset Control Register ................................................................................................. 75

2.5.5. NMI REGISTERS ........................................................................................................................ 76

2.5.5.1. NMISC—NMI Status And Control Register ........................................................................... 76

2.5.5.2. NMI Enable and Real-Time Clock Address Register............................................................. 77

2.6. System Power Management Registers .............................................................................................. 77

2.6.1. APMC—ADVANCED POWER MANAGEMENT CONTROL PORT ............................................. 77

2.6.2. APMS—ADVANCED POWER MANAGEMENT STATUS PORT ................................................ 78

2.7. PCI BUS Master IDE Registers.......................................................................................................... 78

2.7.1. BMICOM—BUS MASTER IDE COMMAND REGISTER ............................................................. 78

2.7.2. BMISTA—BUS MASTER IDE STATUS REGISTER ................................................................... 79

2.7.3. BMIDTP—BUS MASTER IDE DESCRIPTOR TABLE POINTER REGISTER ............................. 80

2.8. USB I/O Registers.............................................................................................................................. 80

2.8.1. USBCMDUSB Command Register........................................................................................... 80

2.8.2. USBSTSUSB Status Register.................................................................................................. 82

2.8.3. USBINTRUSB Interrupt Enable Register ................................................................................. 83

2.8.4. FRNUMFrame Number Register.............................................................................................. 83

2.8.5. FLBASEADDFrame List Base Address Register...................................................................... 84

2.8.6. Start Of Frame (SOF) Modify Register ........................................................................................ 84

2.8.7. PORTSCPort Status and Control Register ............................................................................... 85

3.0. FUNCTIONAL DESCRIPTION .............................................................................................................. 89

推荐资源

采用TWH8778构成的简易镍镉电池充电器电路图

三相电动机改作异步发电机负载分散配电电路

89c51 IIC模拟串行通信问题: 各位用过89c51 IIC模拟通信的朋友，以下的程序为写串行E2PROM子程序，但是仿真时第10、11行程序 ACALL SENDBYTE　;出错 DJNZ　　R7,AGAIN;出错请问大家应该怎样解决此问题，比如在IIC模拟 ......; flyjackie 嵌入式系统

【转】STM32的PLC可编程控制器的原理图: 技术规格：输入电源24V +- 10%（20V触发掉电保护）输入： 8路隔离输出： 8路 MOSFET 输出 232编程接口 485通讯接口，可连接触摸屏、文本显示器等等（改型中，可进行外控）两 ......; Erogan042323 stm32/stm8

FPGA(cyclone4)开发板免费助学计划第二期（获奖名单公布）: FPGA(cyclone4)开发板免费助学计划第二期已经圆满结束，相关获奖名单：2013-FPGA暑期助学活动获奖名单获得奖品：2013-FPGA暑期助学活动获奖名单还没有来得及参与的网友继续关注坛子，还有更 ......; eric_wang FPGA/CPLD

关于刷CE4.2一体机系统的问题?: 朋友入手一批外贸尾货GPS导航一体机,系统ce4.2,方案可能是美赛特,系统无中文,多国语言版,请问用什么方法刷成带中文的机子,需要购置什么设备,是用PB重做内核?从其它美赛特方案中文机,DUMP出的 ......; ninyxth 嵌入式系统

【EEWORLD第三十八届】2012年05月社区明星人物揭晓！: 感谢大家5月份为论坛的辛苦付出，在这里评出一些5月份奉献比较突出的朋友！优秀版主88694优秀网友88695请获奖者将所选奖项（兑换券可在京东、当当购买礼品，也可积攒到年底一起购买礼品）论坛I ......; EEWORLD社区为我们提建议&公告

RS232: 大家好，我想问一下RS232的问题？首先，我想问一下，RS232是不是其中一种串口协议？一般是COM1和COM2？其次，我看有种叫USB转RS232的东西，如果我PC上已经有串口了，是不是不需要这个东西？ ......; yu1981666 嵌入式系统

2012信息化新疑点：医疗大数据也是谎言?

　　关于大数据的“惊天谎言”一直传闻不休。无论你走到哪里，都无处不在。在Google搜索这个词组，搜索结果超过13亿条。它甚至在维基百科拥有专门的条目。来自全球第一大应用软件商SAP公司的CTO提出观点。文中从专业的角度分析了大数据的处理方式，并通过comScore 和Airtel Vodafone公司为例说明了大数据的使用方法和方案。　　《福布斯》杂志发表了一篇题为《大数据是个大谎言》的...[详细]
以超低功耗微处理器MSP430为核心的热计量表设计

　　引言　　我国地域广阔，人口众多。房屋建筑规模巨大，住宅建设量大而且面广，至今仍呈上升趋势，而且这个上升趋势还将持续20～30年。　　在这种情况下，把"大锅饭"式的采暖包费制，改为按实际使用热量向用户收费，无疑是缓解煤电能源紧缺矛盾的有效手段。为此，本文介绍了一种新型热量表的设计方法。该热量表是一种分户热量计量装置，它由无磁热水流量计、温度传感器和微功耗单片机组成的积算仪等三部...[详细]
基于DSP的PC加密卡没计方案

在本文中，基于TI公司研发的高性能DSP如果应用在PC加密卡中，不失为一种有效的保密方法。　　作为一种有效的网络安全解决方案，加密卡应当具有的功能如下：　　(1)使用密码算法对数据进行加密和解密，密码算法应当多种多样以便更换、定期升级解决硬件难以变动的缺点，减少用户投资。　　(2)应保护存储证书、密钥以及重要的数据，主密钥及重要的密钥应受到额外的保护，这种保护强度应超过其他通常的...[详细]
RIM复苏的秘密武器：8000万忠诚用户

北京时间7月12日凌晨消息，认为一家拥有近8000万名用户的公司已经陷入“死亡螺旋”听起来是件滑稽的事情，但这正是RIM目前所面临的处境。　　在RIM令人失望地蒙受了季度亏损、警告未来还将面临更多亏损、以及宣布推迟黑莓10智能手机的发布时间以后，许多人都正在质疑这家公司是否还具备继续运营下去的能力。在昨天召开的RIM年度股东大会上，虽然公司高管请求投资者耐心等待，但还是有股东表达了自己的...[详细]
中国互联网手机造梦者:小米算成功了吗

小米算成功了吗　　40亿美元估值是否被夸大？500万的年销量真的没有悬念？中国第一部互联网手机的造梦者会不会成为先烈？　　《环球企业家》记者唐小薇侯继勇　　中国众多抢入手机行业的互联网公司们现在心情一定很矛盾：既希望小米手机(微博)能够成功，以证明以互联网的思路做手机是可行的；但又本能地不希望看到它这么快地成为率先成功的那个幸运儿。　　6月25日晚，小米手机突破300万台销量的...[详细]
评论：英特尔与AMD前景迥异

7月10日消息，据国外媒体报道，英特尔与AMD周一给半导体行业带来了两个形成鲜明对比的消息。英特尔周一收盘后宣布了其对荷兰半导体公司ASML控股(ASML Holding NV)的首个投资计划，英特尔将分两个阶段总共向ASML控股投资40多亿美元。另一方面，就在英特尔公布以上消息几分钟后AMD表示，由于其在中国及欧洲的渠道销售弱于预期，且疲软的消费者购买环境也对该公司业务产生了不利影响，预计...[详细]
摩托罗拉遭谷歌“雪藏”：命运待解

摩托罗拉移动遭谷歌“雪藏” 　　上个月月底，谷歌在美国旧金山举行开发者大会，会上谷歌新一代Andriod操作系统，Nexus 7平板电脑、Nexus Q播放器及谷歌眼镜等3款硬件产品大放异彩。而当谷歌宣布Nexus 7平板电脑由谷歌与华硕合作研发而成的时候，估计有人会有疑问：为什么不是摩托罗拉移动？　　虽然摩托罗拉移动的主要业务是手机，但该公司在平板电脑领域也并非没有经验。2011年年初...[详细]
AMD引领云价值的世界

根据最新的数据显示，现在大部分的企业都表示，花费在云计算项目采购上的资金将超过整体IT预算的10%。在2012年，全球的云计算服务收入将达到1488亿美元！在这个数据发达，云计算备受关注的年代，如此庞大的云计算市场，这绝对是一块香喷喷的大蛋糕，大家都想着如何去切割，所以如何更加实现价值云成了各个企业的重中之重。云计算的目的就是为了帮助企业真正地使用到云的价值，相信不用我说大家都知道了吧...[详细]
MEMS技术在非制冷红外探测器中的应用

　　1 引言　　微电子机械系统（MEMS）技术作为一项新兴的微细加工技术，已开始在各领域应用。它可将信息获取、处理和执行等功能集成，具有微小、智能、可执行、可集成、工艺兼容性好、成本低等优点，在红外探测技术领域也有非常广泛的应用前景，将为该领域的研究提供一条更新的途径。将MEMS技术用于非制冷红外探测器的研制能够使器件向高可靠性、微型化、智能化、高密度阵列集成和低成本、可批量生产等方向发展，...[详细]
高性能接触电阻测试系统

　　接触电阻是对通过闭合触点对的电流的阻抗。这种类型的测量是针对例如连接器、继电器和开关这样的器件进行的。该电阻通常非常小，范围从微欧到几个毫欧，因此需要采用4线测量法。可编程扫描仪通过将一组测试仪器切换至多个触点，大大缩短了测量时间。例如测试多插针连接器或自动测试环境舱中的多个触点时。　　图 1，测量20个触点的接触电阻　　如图1所示，为防止测试线、通路和开关的接触电...[详细]
CC-Link 在TFT制造业中的应用

一．随着现代工业的发展以及自动化程度的不断提高，对于一些中大型的控制系统提供了很大的方便，不仅能使控制变的容易、而且使得操作变的更加简单。在TFT制造业中，一些工作必须由特定的设备去完成，如液晶洗净工程，以前我们在液晶洗净工程系统中采用的是单一的PLC和一些开关的控制，使得系统的线路比较复杂，而且不是很稳定，容易出现故障，在解决故障时也不是很方便（由于线路的复杂和报警监视系统的缺陷...[详细]
现场总线技术在邯钢高炉改造中的应用

邯钢4#高炉自1993年投产至今，外部设备严重老化，热风炉原有的PLC控制系统TDC3000也经常出现模板损坏和通讯中断事故，急需改造。考虑到热风炉设备较为分散，而现场总线技术正适合于这种分散的、具有通信接口的现场受控设备的系统，所以决定引入现场总线技术对热风炉进行改造。现场总线改造方案 1 现场总线现场总线的概念是随着微电子技术的发展，数字...[详细]
HART通信协议在现场仪表远程通信中的实现

　　1 HART协议简介　　HART(Highway Addressable Remote Transducer)，可寻址远程传感器高速通道的开放通信协议，是美国Rosemen公司于1985年推出的一种用于现场智能仪表和控制室设备之间的通信协议。　　HART装置提供具有相对低的带宽，适度响应时间的通信，经过10多年的发展，HART技术在国外已经十分成熟，并已成为全球智能仪表的工业标准...[详细]
名家观点／Wintel质变各自垂直整合

英特尔投资41亿美元收购荷兰半导体设备厂ASML股权和出资支持其技术研究，和微软宣布收购大尺寸多点触控面板厂Perceptive Pixel，从Wintel（英特尔与微软）投资策略，可以窥知各自展开垂直整合的布局。由英特尔来看，半导体制造往18寸和20纳米以下发展，现在已经做到22纳米，估计明、后年台积电也可以进展到22纳米的程度。但22纳米挑战大，有很多选项，EUV（极速紫外光）是其中...[详细]
华为收购华赛后首度亮相：整合为两个产品线

7月11日消息，以5.3亿美元收购赛门铁克持有的华赛49%的股权后，原华赛的人员和产品已以新的面目出现，据悉，华赛已成为华为(微博)企业业务群组的一部分，主要构成华为企业业务群组的两个产品线。　　在7月10日的华为一个发布会上，华为宣布推出4款OceanStorT系列存储产品和4款Tecal 服务器，而存储和服务器产品正是之前华赛的主要产品。　　华赛是华为和赛门铁克于2008年在香...[详细]

器件捷径: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

热门器件

开源项目推荐更多

热门活动更多

热门文章更多

技术资料推荐更多