designed specifically for use in the hostile radiation
environments characteristic of space and weapon
systems. The high level of radiation tolerance
inherent in the ARH design is the result of
extensive research, thorough analysis and testing
and of careful component specification. Designed
to supplement the triple output configuration
provided by the ART series, the ARH circuit
topology is the follow-on to the successful ART
design and incorporates many of the design
features characterizing that product line. Capable
of uniformly high performance over long term
exposures in radiation intense environments, this
series expands the standard for distributed power
systems demanding high performance and
reliability in the harsh environments presented in
space.
The ARH converters are hermetically sealed in a
rugged, low profile package utilizing copper core
input and output pins to minimize resistive DC
losses. Long term hermeticity is assured through
use of parallel seam welded lid attachment along
with Lambda Advanced Analog's rugged ceramic
pin-to-package seal. Axial orientation of the leads
facilitates preferred bulkhead mounting placing the
converter on the principal heat dissipating surface.
Manufactured in a facility fully qualified to MIL-
PRF-38534, these converters are fabricated
utilizing DSCC qualified processes, and are
compliant to Class H while being fully processed to
the requirements of Class K. Complete PI & CI
testing has been completed including Group C life
test. PI & CI test results can be provided with
shipment data packages. Variations in electrical,
mechanical and screening specifications can be
accommodated.
Contact Lambda Advanced
Analog for special requirements.
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
FEATURES
Total Dose > 100 KRad (Si), 2:1 margin
No SEE to LET > 83 MeV·cm
2
/mg
Designed to MIL-PRF-38534 for Class K
Derated per MIL-STD-975 & MIL-STD-1547
Output Power to 30 Watts
Regulates to No-Load
18 To 50 Volt Input Range
Input Undervoltage Lockout
Fully Characterized from -55°C to +125°C
Continuous Short Circuit Protection
12.8 W / in
3
output power density
True Hermetic Package
External Inhibit Port
Externally Synchronizable
Fault Tolerant Design
Available with 3.3V, 5V, 12V or 15V Outputs
1
SPECIFICATIONS
Absolute Maximum/Minimum Ratings
Note 1
Input Voltage
Soldering Temperature
Storage Temperature
-0.5V to 80V
300°C for 10 seconds
-65°C to +135°C
ARH2800S
Recommended Operating Conditions
Note 2
Input Voltage Range
Output Power Range
Operating Temperature
18V to 60V
18V to 50V for full derating to MIL-STD-1547
0 to 30 W
-55°C to +125ºC
-55°C to +85°C for full derating to MIL-STD-975
-55°C
≤
T
CASE
≤
+125°C, V
IN
=
28V, C
L
= 0 unless otherwise specified.
Limit
MIN
Limit
MAX
Electrical Performance
Parameter
Output voltage accuracy
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Output power, All Devices
Note 12
Output current
Note 12
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Line regulation
Note 3
Load regulation
Note 4
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Total regulation
Symbol Conditions
V
OUT
P
OUT
= 30 W, T
C
= +25°C
Units
3.25
4.98
5.18
11.95
14.94
P
OUT
18 Vdc< V
IN
< 50Vdc
0
3.35
5.02
5.22
12.05
15.06
30
Vdc
W
I
OUT
18 Vdc< V
IN
< 50Vdc
0
0
0
0
0
9090
6000
5770
2500
2000
+40
mAdc
VR
LINE
VR
LOAD
18 Vdc< V
IN
< 50Vdc, 0 < I
OUT
< I
MAX
18 Vdc< V
IN
< 50Vdc, 0 < I
OUT
< I
MAX
-40
mV
-2.0
-2.0
-2.0
-1.0
-1.0
VR
All conditions of Line, Load, Temperature,
Radiation and End of Life
I
OUT
= 0 (Pin 3 open)
-3.0
—
—
+2.0
+2.0
+2.0
+1.0
+1.0
+3.0
50
%
%
No-load input current
I
IN
inhibited (Pin 3 shorted to pin 2)
8
mA
Output ripple and noise voltage
Note 5
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Input ripple current
Note 5
V
RIP
18 Vdc< V
IN
< 50Vdc, I
OUT
= I
MAX
100
100
100
50
50
mV
p.p
I
RIP
18 Vdc< V
IN
< 50Vdc
I
OUT
= I
MAX
50
mA
p.p
2
Electrical Performance
Parameter
Switching frequency
Efficiency
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Enable Input
open circuit voltage
drive current (sink)
voltage range
Synchronization Input
frequency range
pulse high level
pulse low level
pulse rise time
pulse duty cycle
Synchronization Output
pulse high level
Power dissipation, Short circuit
ARH2803.3S
All Others
Output response to step load
changes
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
Note 8
ARH2815S
Recovery time from step load
changes
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
Notes 8, 9
ARH2815S
Output response to step line
changes
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
Notes 7, 10
ARH2815S
Recovery time from step line
changes
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
Notes 7, 9, 10
ARH2815S
Turn on overshoot
Turn on delay
Note 11
Capacitive load
Notes 6, 7
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Isolation
(Continued)
Conditions unless otherwise specified
-55°C < T
C
< +125°C, V
IN
+28Vdc ±5%, C
L
=0
°
°
Synchronization input open. (pin 6)
I
OUT
= I
MAX
, T
C
= +25°C
72
76
76
80
80
3.0
-0.5
External clock signal on Sync. input (pin 4)
225
4.5
-0.5
40
20
Signal compatible with Synchronization Input
3.7
P
D
Short circuit on output
9.5
7.5
V
TLD
50% Load
⇔
100% load
-75
-80
-80
-280
-320
T
TLD
50% Load
⇔
100% load
100
100
100
150
150
V
TLN
I
OUT
= I
MAX
, V
IN
= 18 V to/from 50 V
-180
-250
-250
-420
-900
T
TLN
I
OUT
= I
MAX
, V
IN
= 18 V to/from 50 V
600
700
700
320
400
V
OS
T
DLY
CL
I
OUT
= 10% or 100% of I
MAX
I
OUT
= 10% or 100% of I
MAX
No effect on DC performance
1200
1000
1000
180
120
ISO
500VDC Input to Output or any pin to case
100
µF
5
10
20
180
250
250
420
900
mV
PK
75
80
80
280
320
mV
PK
W
4.3
V
310
10.0
0.25
80
Khz
V
V
V/µS
%
5.0
100
50
%
Limit
MIN
225
Limit
MAX
275
Symbol
F
S
Eff
Units
kHz
V
µA
V
µS
µS
%V
out
mS
MΩ
3
Notes to Electrical Performance Table
1.
2.
3.
4.
5.
6.
7.
8.
9.
Operation outside absolute maximum/minimum limits may cause permanent damage to the device. Extended operation at the limits may
permanently degrade performance and affect reliability.
Device performance specified in Electrical Performance table is guaranteed when operated within recommended limits.
recommended limits is not specified.
Parameter measured from 28 V to 18 V or to 50 V while load remains fixed at 10%, 50% and 100% of Imax.
Parameter measured from 50% to 10% or 100% of maximum load conditions while line remains fixed at 18, 28 or 50 volts.
Guaranteed for a bandwidth of DC to 20 Mhz. Tested using a 20 Khz to 2 Mhz bandwidth.
A capacitive load of any value from 0 to the specified maximum is permitted without comprise to DC performance. A capacitive load in excess of the
maximum limit may interfere with the proper operation of the converter’s short circuit protection, causing erratic behavior during turn on.
Parameter is tested as part of design characterization or after design or process changes. Thereafter, parameters shall be guaranteed to the limits
specified in the table.
Load transient rate of change, di/dt
≤
2 A/µSec.
Recovery time is measured from the initiation of the transient to where V
OUT
has returned to within ±1% of its steady state value.
Operation outside
10. Line transient rate of change, dv/dt
≤
50 V/µSec.
11. Turn on delay time is for either a step application of input power or a logical low to high transition on the enable pin (pin 3) while power is present at
the input.
12. For ARH2803.3, derate output power linearly from 30 W at T
C
= +100ºC to 25 W at T
C
= +125ºC
Group A Tests
V
IN
=
28 Volts,
C
L
= 0
unless otherwise specified.
Group A
Subgroups
1, 2, 3
3.28
4.95
5.16
11.90
14.90
P
OUT
I
OUT
V
IN
= 18 V, 28V, 50 V
V
IN
= 18 V, 28V, 50 V
1, 2, 3
0
0
0
0
0
9090
6000
5770
2500
2000
mA
1, 2, 3
0
3.32
5.05
5.24
12.10
15.10
30
W
Test
Output voltage accuracy
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Output power
Note 1, 3
Output current
Note 1, 3
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Output regulation
Note 4
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Input current
Output ripple
Note 2
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Switching frequency
Input ripple
Note 2
Symbol Conditions unless otherwise specified
V
OUT
I
OUT
= I
MAX
Limit
MIN
Limit
MAX
Units
V
VR
I
OUT
= 10%, 50%, 100% of I
MAX
V
IN
= 18 V, 28V, 50 V
1, 2, 3
3.19
4.86
5.05
11.84
14.80
3.41
5.14
5.35
12.16
15.20
50
V
I
OUT
= 0, Pin 3 open
I
IN
Pin 3 shorted to pin 2 (disabled)
V
RIP
V
IN
= 18 V, 28V, 50 V
I
OUT
= I
MAX
1, 2, 3
1, 2, 3
mA
8
1, 2, 3
100
100
100
50
50
225
275
50
mV
P-P
F
S
I
RIP
Synchronization pin (pin 6) open
V
IN
= 18 V, 28V, 50 V
I
OUT
= I
MAX
4, 5, 6
1, 2, 3
KHz
mA
P-P
4
Group A Tests (Continued)
Group A
Subgroups
Limit
MIN
Limit
MAX
Test
Efficiency
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Power dissipation,
Short circuit
ARH2803.3S
All Others
Output response to step
load changes
Notes 3, 5
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Recovery time from step
load changes
Notes 5, 6
ARH2803.3S
ARH2805S
ARH2805.2S
ARH2812S
ARH2815S
Turn on overshoot
Turn on delay
Note 7
Isolation
Symbol Conditions unless otherwise specified
Eff
I
OUT
= I
MAX
Units
1, 3
72
76
76
80
80
68
72
72
78
78
%
2
P
D
Short circuit
1, 2, 3
9.5
7.5
W
V
TL
50% Load to/from 100% load
4, 5, 6
-75
–80
–80
–280
-320
75
80
80
280
320
mV
PK
T
TL
50% Load to/from 100% load
4, 5, 6
100
100
100
280
320
10
5
100
20
µS
V
OS
T
DLY
ISO
I
OUT
= 10% and 100%
I
OUT
= minimum and full rated
500VDC Input to output or any pin to case
(except pin 12)
4, 5, 6
4, 5, 6
1
%V
out
mS
MΩ
Notes to Group A Test Table
1.
2.
3.
4.
5.
6.
7.
8.
Parameter verified during dynamic load regulation tests.
Guaranteed for DC to 20 MHz bandwidth. Test conducted using a 20KHz to 2MHz bandwidth.
For ARH2803.3, maximum output power is 25 W and maximum current is 7575 mA at T
C
= +125ºC (Subgroup 2)
Output is measured for all combinations of line and load. Only the minimum and maximum readings for the output are recorded.
Load step transition time
≥
10µS.
Recovery time is measured from the initiation of the transient to where V
OUT
has returned to within ±1% of its steady state value.
Turn on delay time is tested by application of a logical low to high transition on the enable pin (pin 3) with power present at the input.
Subgroups 1 and 4 are performed at +25ºC, subgroups 2 and 5 at +125ºC and subgroups 3 and 6 at -55ºC.
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
