电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

SMP1410G-1000NS-101

产品描述PASSIVE DIP DELAY LINES, TAPPED
文件大小90KB,共1页
制造商RCD Components Inc.
官网地址http://www.rcdcomponents.com/
下载文档 全文预览

SMP1410G-1000NS-101概述

PASSIVE DIP DELAY LINES, TAPPED

文档预览

下载PDF文档
PASSIVE DIP DELAY LINES, TAPPED
RESISTORS CAPACITORS COILS DELAY LINES
Term.W is
RoHS
compliant
SMP1410
- 14 PIN, 10 TAP SM
P0805
- 8 PIN, 5 TAP DIP & SM
P1410
-
14 PIN, 10 TAP DIP & SM
P2420
- 24 PIN, 20 TAP DIP & SM
RoHS
RCD’s passive delay line series are a lumped constant design
incorporating high performance inductors and capacitors in a
molded DIP package. Provides stable transmission, low TC, and
excellent environmental performance (application handbook avail.).
TEST CONDITIONS @25°C
Input test pulse shall have a pulse amplitude of 2.5V, rise time of
2nS, pulse width of 5X total delay. Delay line to be terminated <1%
of its characteristic impedance. Delay time measured from 50% of
input pulse to 50% of output pulse on leading edge with no loads
on output. Rise time measured from 10% to 90% of output pulse.
20%
40%
60%
80%
10%
20%
30%
40%
50%
60%
70%
80%
90%
Low cost and the industry’s widest range, 5-5000nS
Custom circuits, delay/rise times, impedance available
Military screening per MIL-PRF-83531avail
Option A: low profile package height
Option G: gull wing lead wires for SM applications
Type P0805, P0805A DIP
.500[12.7] max.
SIDE VIEW
1
4
.300 [7.6]
max.(std.),
.200 [5.1]
Opt. A
P0805G, P0805AG SM
.285 [7.24]
.300 [7.6]
max.(std),
.200 [5.1]
Opt. A
P0 8 0 5
TAP No.
CIRCUIT IN 1 2 3 4 OUT GND
A
B
C
D
E
1
1
7
2
1
2
7
2
3
7
3 4 6
3 6 4
6 3 5
4 5 6
2 6 3
7
5
4
7
4
4, 8
8
1, 8
1, 8
5, 8
IN
GND
OUT
GND
IN
GND
OUT
GND
5-TAP SCHEMATIC
10-TAP SCHEMATIC
[7.6±.25]
.300±.01
.015[.38]
.300 [7.6]
.420[10.7]max
IN
GND
5%
10%
15%
20%
25%
30%
35%
40%
45%
50%
55%
60%
65%
70%
75%
80%
85%
90%
95%
SMP1410 14-PIN SM 50-MIL
.505 [12.8] max.
.280 [7.11]
14
8
.245
[6.22]
max.
P1410, P1410A DIP
.800 [20.3] Max.
.015
[.38]
SIDE VIEW
1
7
TOP VIEW
1
7
→ ←
.018 [.45]
.050 [1.27]
.010[.25]
.300[7.6]
.375[9.58]max.
.020
→ ←
[.5]
.600±.010
[15.2±.25]
.12 [3] min
←.
10 [2.54]
.300±.01
[7.6±.25]
.420[10.7]max.
.015[.38]
.300 [7.6]
Type P2420 24 PIN DIP
1
Type P2420G SM
1.300 [33] Max.
SIDE VIEW
.300
12 [7.6]
.300
[7.6]
P2 4 2 0
TAP NUMBER
CIRCUIT IN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 OUT GND
A
B
C
D
E
2
2
1
2
2
3
3
2
3
3
4
4
3
4
4
5
5
4
5
5
6
6
5
6
6
7
7
6
7
7
8
8
7
8
8
9
9
8
9
9
10
10
9
10
10
11
11
10
11
11
12
13
11
12
13
14
14
14
13
14
15
15
15
14
15
16
16
16
15
16
17
17
17
16
17
18
18
18
17
18
19
19
19
18
19
20
20
20
19
20
21
21
21
20
21
22
22
22
21
22
23
23
23
22
23
1, 24
12
12, 24
1, 24
12,24
.015
→ ←.
10 [2.54]
[.38]
→ ←
.020[.5]
1.100 ± .010 [27.94 ± .25]
.12 [3]
.600 ± .01
[15.2 ± .25]
.600 [15.2]
.720 [18.3] max
RCD TYPES P0805, P0805A,
RCD TYPES P1410, P1410A, P1410G,
P0805G, P0805AG
P1410AG, SMP1410
Impedance T
R:
Max Rise T
D:
Delay
Impedance
Total
T
R:
Max Rise T
D:
Delay
Delay (nS) Time (nS) per Tap (nS) Values (±10% ) Time (nS) per Tap (nS) Values (±10% )
5
10
20
30
40
50
60
75
100
120
150
180
200
220
250
300
400
500
600
750
1000
1500
2000
3000
4000
5000
3
4
6
9
12
15
18
20
28
*
*
*
*
*
*
1
2
4
6
8
10
12
15
20
50
Ω,
100
Ω,
200
50
Ω,
100
Ω,
200
50
Ω,
100
Ω,
200
50
Ω,
100
Ω,
200
50
Ω,
100
Ω,
200
50
Ω,
100
Ω,
200
50
Ω,
100
Ω,
200
50
Ω,
100
Ω,
200
50
Ω,
100
Ω,
200
-
3
5.5
6.5
8
10
12
15
20
24
30
36
40
44
50
60
80
100
120
150
200
*
*
-
1
2
3
4
5
6
7.5
10
12
15
18
20
22
25
30
40
50
60
75
100
-
100
50
,
100
,
200
50
,
100
,
200
50
,
100
,
200, 300
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
50
,
100
,
200, 300, 500
100
,
200, 300, 500
100
,
200, 300, 500
100
,
200, 300, 500
* Consult factory for extended range
Total Delay Tolerance
Tap Delay Tolerance
Temperature Coefficient
Insulation Resistance
Dielectric Strength
Distortion
Operating Temp. Range
Operating Freq. (BW)
Attenuation
±5% or ±2nS (whichever is greater)
±5% or ±0.5nS (whichever is greater)
100ppm/°C Max.
1000M
min.
100V D C
±10% Max.
0 to70°C (Opt.39= -40 to 85°C, ER= -55 to125°C)
BW (MHz)=.35/(TR nS x 1000)
5%-10% typ <500nS, 10-20%
500nS
RCD Components Inc,
520 E.Industrial Park Dr, Manchester, NH, USA 03109
rcdcomponents.com
Tel: 603
-
669
-
0054 Fax: 603
-
669
-
5455 Email:sales@rcdcomponents.com
FA107A Sale of this product is in accordance with GF-061. Specifications subject to change without notice.
111
.015 [.38]
P/N DESIGNATION:
Type
(SMP1410, P0805, P1410, P2420)
Options:
A= low profile, G=gullwing, AG= low profile &
gullwing, 39= -40 to 85°C, ER= -55 to +125°C (leave blank if std.)
Total Delay:
10NS, 100NS, 1000NS, etc.
Impedance in 3-digit code:
50R=50Ω, 101=100Ω, 201=100Ω, etc.
Circuit
(A, B, C, D, E, F, G)
Packaging:
B=Bulk , T=Tape &Reel (SMP1410 only)
Termination:
W= Lead-free, Q= Tin/Lead (leave blank if either is acceptable)
.015
[.38]
.12 [3] min.
.020
→ ←
[2.54]
.10
[.5]
.300±.010
[7.62±.25]
OUT
20-TAP SCHEMATIC
GND
P1410G, P1410AG
.285 [7.24]
.300 [7.6]
max.(std),
.200 [5.1]
Opt. A
1410
TAP NUMBER
CIRCUIT IN 1 2 3 4 5 6 7 8 9 OUT GND
A
B
C
D
E
F
G
2
2
14
1
1
2
1
3
3
2
13
13
3
13
4
4
12
2
3
4
2
5
5
3
12
12
5
12
6 7-8
6 8
11 4
3 11
4 11
6 7
3 11
9
9
5
5
5
9
4
10
10
10
10
10
10
10
11
11
6
6
6
11
5
12 13 1, 14
12 13 1, 7
9 7
1, 8
9 7 8, 14
9 7 8, 14
12 13 1, 14
9 6 7, 14
.300 [7.6]
max.(std.),
.200 [5.1]
Opt. A
RCD TYPES P2420, P2420G
T
R:
Max Rise T
D:
Delay
Time (nS) per Tap (nS)
-
2
3
3.5
4
5
6
7.5
10
12
15
18
20
22
25
30
40
50
60
75
100
150
200
300
400
500
-
0.5
1
1.5
2
2.5
3
3.75
5
6
7.5
9
10
11
12.5
15
18.75
25
30
37.5
50
75
100
150
200
250
Impedance
Values (±10% )
-
50
,
100
50
,
100
50
,
100
50
,
100
,
150
50
,
100
,
150
50
,
100
,
150
,
200
,
300
50
,
100
,
150
,
200
,
300
50
,
100
,
150
,
200
,
300
50
,
100
,
150
,
200
,
300
50
,
100
,
150
,
200
,
300
50
,
100
,
150
,
200
,
300
50
,
100
,
150
,
200
,
300
50
,
100
,
150
,
200
,
300
50
,
100
,
150
,
200
,
300
50
,
100
,
150
,
200
,
300
50
,
100
,
150
,
200
,
300
100, 150
,
200, 300, 500
100, 150, 200, 300, 500
100, 150, 200, 300, 500
100, 150, 200, 300, 500
150, 200, 300, 500
150, 200, 300, 500
200, 300, 500
200, 300, 500
200, 300, 500
P1410
- 10NS - 101 C B W
在EVC下使用PolyPolygon画图的问题
我要用GDI中的PolyPolygon来填充一个区域 ,这个区域大小不定,如果这个区域不是很大的时候,还算正常,但是这个区域大了,填充时会很慢,这是为什么,大家有没有好的解决办法呢...
flyingsnows 嵌入式系统
电源旁路——SPICE 仿真与现实的差距
本帖最后由 dontium 于 2015-1-23 12:42 编辑 文章摘录: 最近,在我们的高精度放大器 E2E 论坛上我看到了一个问题,并附上了一幅 SPICE 仿真原理图。它是一个运算放大器电路,重点是这个运算 ......
德州仪器 模拟与混合信号
dsp28335有关 pwm问题
28335 pwm介绍 一个ePWM module包括Time-base (TB) module,Counter-compare (CC) module,Action-qualifier (AQ) module,Dead-band (DB) module,PWM-chopper (PC) module,Event-trigger (E ......
Aguilera DSP 与 ARM 处理器
Jlink V8与Helper2416连接问题
今儿收拾东西,发现了去年买的Jlink V8。遂想试试与用Jlink与Helper2416进行连接,看看Jlink能否识别CPU信息。参照教程,160206但是在选择device时傻眼了,160208找不到S3C2416。翻来覆去看了两 ......
qq849682862 嵌入式系统
VxWorks内存管理方案
改进的缓冲区管理模块的作用在于加强VxWorks实时操作系统对内存的管理,并为上层应用程序提供所需内存申请和释放工作。因此改进模块位于VxWorks实时操作系统模块和应用程序模块之间。 ......
beishui 实时操作系统RTOS
原理图的正误判断
刚学单片机,求高手指教下这个原理图错在哪...
伪装表面 单片机

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1470  687  1786  2070  269  46  59  42  24  18 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved