SK32 thru SK310
SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER
VOLTAGE - 20 TO 1000 VOLTS
CURRENT - 3.0 AMPERES
SMA/DO-214AC
.055(1.40)
.062(1.60)
.098(2.50)
.114(2.90)
.157(4.00)
.181(4.60)
.006(.152)
.012(.305)
.078(2.00)
.096(2.44)
.030(0.76)
.060(1.52)
.004(.102)
.008(.203)
.188(4.80)
.208(5.28)
Dimensions in inches and (millimeters)
FEATURES
Plastic package has Underwriters Laboratory
Flamm ability Classification 94v-0
For surface mount applications
Low profile package
Built-in strain relief
Metal to silicon rectifier,majority carrier conduction
Low power loss, high efficiency
High surge capacity
High current capacity Low VF
For use in low Voltage high frequency inverters, free wheeling.
and polarity protection applications.
Pb free product at available 99% Sn above meet Rohs
Environment substance directive request
MECHANICAL DATA
Case JEDEC DO-214AC molded plastic
Terminals Solder plated, solderable per
MIL-STD-750, method 2026
Polarity Color band denotes cathode end (cathode)
Standard Package 12mm tape (EIA STD EIA-481)
Weight 0.002 ounce, 0.064gram
MAXIMUM RATIXGS AND ELECTRICAL CHARACTERISTICS
Ratings at 25
o
C ambient temperature unless otherwise specified
Resistive or inductive load
SYMBOL SK32
Maximum Repetitive Peak Reverse Voltage
Maximum RMS Voltage
Maximum DC Blocking Voltage
Maximum Average Forward Rectified Current at T
L
(Figure 1)
Peak Forward Surge Current 8.3ms Single Half Sine-Wave
Superimposed on Rated Load (JEDEC Method)
Maximum Instantaneous Forward Voltage at 3.0A
Maximum DC Reverse Current (NOTE 1) T
A
=25
0
C
at Rated DC Blocking Voltage T
A
=100
0
C
Maximum Thermal Resistance (NOTE 2)
Operating Junction Temprature Range
Storage and Operating Temperature Range
R
R
V
RRM
V
RMS
V
DC
I
(AV)
I
FSM
V
F
I
R
JA
JL
SK33
30
21
30
SK34
40
28
40
SK35
50
35
50
SK36
60
42
60
SK38
80
56
80
SK39 SK310
90
63
90
100
70
100
UNITS
Volts
Volts
Volts
Amps
Amps
20
14
20
3.0
100
0.55
0.7
0.5
20
20
75
0.85
Volts
mA
0
C/W
0
T
J
T
STG
-50 to +125
-50 to +150
C
C
0
NOTES
1. Pulse test with 300 S pulse width, 1% duty cycle
2. Mounted on P
.C.B Board with 8mm
2
(0.13mm thick) copper pad areas
www.paceleader.tw
1
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
