电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

HCPL-073L#500

产品描述2 CHANNEL LOGIC OUTPUT OPTOCOUPLER, SO-8
产品类别光电子/LED    光电   
文件大小186KB,共12页
制造商AVAGO
官网地址http://www.avagotech.com/
下载文档 详细参数 全文预览

HCPL-073L#500概述

2 CHANNEL LOGIC OUTPUT OPTOCOUPLER, SO-8

HCPL-073L#500规格参数

参数名称属性值
是否无铅含铅
是否Rohs认证不符合
厂商名称AVAGO
包装说明SO-8
Reach Compliance Codecompliant
其他特性UL RECOGNIZED
配置SEPARATE, 2 CHANNELS
最大正向电流0.012 A
最大绝缘电压3750 V
JESD-609代码e0
元件数量2
最大通态电流0.06 A
最高工作温度70 °C
最低工作温度
光电设备类型LOGIC IC OUTPUT OPTOCOUPLER
最小供电电压2.7 V
端子面层TIN LEAD

文档预览

下载PDF文档
HCPL-270L/070L/273L/073L
Low Input Current, High Gain, LVTTL/LVCMOS Compatible Optocouplers
Data Sheet
Description
These high gain series couplers use a Light Emitting Di-
ode and an integrated high gain photodetector to pro-
vide extremely high current transfer ratio between input
and output. Separate pins for the photodiode and out-
put stage result in LVTTL compatible saturation voltages
and high speed operation. Where desired, the V
CC
and V
O
terminals may be tied together to achieve conventional
photo-darlington operation. A base access terminal al-
lows a gain bandwidth adjustment to be made.
These optocouplers are for use in LVTTL/LVCMOS or
other low power applications. A 400% minimum current
transfer ratio is guaranteed over 0 to +70˚C operating
range for only 0.5 mA of LED current.
The HCPL-070L and HCPL-073L are surface mount de-
vices packaged in an industry standard SOIC-8 footprint.
The SOIC-8 does not require "through holes" in a PCB.
This package occupies approximately one-third the foot-
print area of the standard dual-in-line package. The lead
profile is designed to be compatible with standard sur-
face mount processes.
Features
3.3V/5V Dual Supply Voltages
Low power consumption
High current transfer ratio
Low input current requirements – 0.5 mA
LVTTL/LVCMOS compatible output
Performance guaranteed over temperature 0°C to +70°C
Base access allows gain bandwidth adjustment
High output current – 60 mA
Safety approval, UL, IEC/EN/DIN EN 60747-5-2, CSA
Applications
Ground isolate most logic families – LVTTL/LVCMOS
Low input current line receiver
High voltage insulation
EIA RS-232C line receiver
Telephone ring detector
V AC line voltage status indicator – low input power
dissipation
Low power systems – ground isolation
Functional Diagram
HCPL-270L/070L
NC 1
ANODE 2
CATHODE 3
NC 4
8
7
V
CC
V
B
ANODE
1
1
CATHODE
1
2
CATHODE
2
3
ANODE
2
4
SHIELD
HCPL-273L/073L
8
7
V
CC
V
O1
6 V
O
5 GND
6 V
O2
5 GND
TRUTH TABLE
LED
V
O
ON
OFF
LOW
HIGH
A 0.1 µF bypass capacitor connected between pins 8 and 5 is recommended.
CAUTION:
It is advised that normal static precautions be taken in handling and assembly
of this component to prevent damage and/or degradation which may be induced by ESD.

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1854  95  1587  2470  828  30  21  34  28  4 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved