qSTR7000+SI-8020
Series
STR7000+SI-8020 Series
Separate Excitation Switching Type
sFeatures
•
•
•
•
•
•
•
•
High output current (6A:STR7000 series, 12A: STR7100 series)
High efficiency (70 to 90%)
Wide DC input voltage range
Built-in drooping type overcurrent protection circuit
Foldback type overcurrent protection can be set externally.
Output voltage adjustment
Built-in reference oscillator (35kHz)
Output ON/OFF control
sApplications
• Electronic equipment
sLineup
V
O
(V)
I
O
(A)
6
12
5
STR7001+SI-8020
STR7101+SI-8020
12
STR7002+SI-8021
STR7102+SI-8021
15
STR7002+SI-8022
STR7102+SI-8022
24
STR7003+SI-8023
STR7103+SI-8023
sAbsolute
Maximum Ratings
Power Section: STR7000/STR7100 (T
a
=25°C)
Parameter
Power Transistor Breakdown Voltage
Drive Transistor Breakdown Voltage
Diode Breakdown Voltage
Collector Current
Power Dissipation
Power Transistor Thermal Resistance
Power Transistor Junction Temperature
Operating Temperature
Storage Temperature
Symbol
STR7000 Series
V
4-1
V
4-5
V
1-2
I
C
P
D1
P
D2
R
th(j-c)
T
j
T
OP
T
Stg
1.25
+150
–30 to +125(T
C
)
–30 to +125
6(peak 7.5)
100(T
C
=25°C)
60
60
60
12(peak 15)
125(T
C
=25°C)
1.0
Ratings
STR7100 Series
V
V
V
A
W
W
°C/W
°C
°C
°C
Unit
4.3(Without heatsink)
sControl
Section: SI-8020 Series (T
a
=25°C)
Paraneter
DC Input Voltage
Power Dissipation
Operating Temperature
Storage Temperature
Symbol
V
IN
P
D
T
OP
T
Stg
Ratings
55
1
–20 to +85
–20 to +100
Unit
V
W
°C
°C
86
qSTR7000+SI-8020
Series
sElectrical
Characteristics: 6A Type
Ratings
Parameter
DC Input Voltage Range
Output Voltage
Efficiency
Switching Frequency
Line Regulation
Load Regulation
Ripple Rejection
Overcurrent Protection Starting Current
Limited Current at Overcurrent
Protection Operation
Symbol
V
IN
V
O
Conditions
η
Conditions
f
Conditions
∆V
OLINE
Conditions
∆V
OLOAD
Conditions
R
REJ
Conditions
I
S1
I
S2
Conditions
6.0
6.0
R
S
=0.02Ω
45
f=100 to 120H
Z
7.5
7.5
6.0
6.0
R
S
=0.02Ω
STR7001+SI-8020
min.
11
5.0
5.1
72
V
IN
=20V, I
O
=3.0A
35
V
IN
=20V, I
O
=3.0A
80
V
IN
=15 to 25V, I
O
=3.0A
30
V
IN
=20V, I
O
=1 to 5A
45
f=100 to 120H
Z
7.5
7.5
6.0
6.0
R
S
=0.02Ω
typ.
max.
40
5.2
STR7002+SI-8021
min.
18
11.8
12.0
84
V
IN
=27V, I
O
=3.0A
35
V
IN
=27V, I
O
=3.0A
120
V
IN
=22 to 32V, I
O
=3.0A
40
V
IN
=27V, I
O
=1 to 5A
45
f=100 to 120H
Z
7.5
7.5
6.0
6.0
R
S
=0.02Ω
typ.
max.
50
12.2
STR7002+SI-8022
min.
21
14.8
15.0
86
V
IN
=30V, I
O
=3.0A
35
V
IN
=30V, I
O
=3.0A
150
V
IN
=25 to 35V, I
O
=3.0A
40
V
IN
=30V, I
O
=1 to 5A
45
f=100 to 120H
Z
7.5
7.5
typ.
max.
50
15.2
STR7003+SI-8023
min.
30
23.7
24.0
90
V
IN
=40V, I
O
=3.0A
35
V
IN
=40V, I
O
=3.0A
200
V
IN
=35 to 45V, I
O
=3.0A
50
V
IN
=40V, I
O
=1 to 5A
typ.
max.
50
24.3
(T
a
=25°C)
Unit
V
V
%
kH
Z
mV
mV
dB
A
A
V
IN
=20V, I
O
=3.0A
V
IN
=27V, I
O
=3.0A
V
IN
=30V, I
O
=3.0A
V
IN
=40V, I
O
=3.0A
sElectrical
Characteristics: 12A Type
Ratings
Parameter
DC Input Voltage Range
Output Voltage
Efficiency
Switching Frequency
Line Regulation
Load Regulation
Ripple Rejection
Overcurrent Protection Starting Current
Limited Current at Overcurrent
Protection Operation
Symbol
V
IN
V
O
Conditions
η
Conditions
f
Conditions
∆V
OLINE
Conditions
∆V
OLOAD
Conditions
R
REJ
Conditions
I
S1
I
S2
Conditions
12
12
R
S
=0.01Ω
45
f=100 to 120H
Z
15
15
12
12
R
S
=0.01Ω
STR7101+SI-8020
min.
11
5.0
5.1
70
V
IN
=20V, I
O
=6.0A
35
V
IN
=20V, I
O
=6.0A
80
V
IN
=15 to 25V, I
O
=6.0A
30
V
IN
=20V, I
O
=3 to 9A
45
f=100 to 120H
Z
15
15
12
12
R
S
=0.01Ω
typ.
max.
40
5.2
STR7102+SI-8021
min.
18
11.8
12.0
82
V
IN
=27V, I
O
=6.0A
35
V
IN
=27V, I
O
=6.0A
120
V
IN
=22 to 32V, I
O
=6.0A
40
V
IN
=27V, I
O
=3 to 9A
45
f=100 to 120H
Z
15
15
12
12
R
S
=0.01Ω
typ.
max.
50
12.2
STR7102+SI-8022
min.
21
14.8
15.0
84
V
IN
=30V, I
O
=6.0A
35
V
IN
=30V, I
O
=6.0A
150
V
IN
=25 to 35V, I
O
=6.0A
40
V
IN
=30V, I
O
=3 to 9A
45
f=100 to 120H
Z
15
15
typ.
max.
50
15.2
STR7103+SI-8023
min.
30
23.7
24.0
87
V
IN
=40V, I
O
=6.0A
35
V
IN
=40V, I
O
=6.0A
200
V
IN
=35 to 45V, I
O
=6.0A
50
V
IN
=40V, I
O
=3 to 9A
typ.
max.
50
24.3
(T
a
=25°C)
Unit
V
V
%
kH
Z
mV
mV
dB
A
A
V
IN
=20V, I
O
=6.0A
V
IN
=27V, I
O
=6.0A
V
IN
=30V, I
O
=6.0A
V
IN
=40V, I
O
=6.0A
87
qSTR7000+SI-8020
Series
sOutline
Drawing
STR7000/7100 Series
36.0
24.4
±0.3
±0.2
(unit: mm)
SI-8020 Series
6.0
max.
2.0
±0.2
30
max.
6
max.
φ
3.2
±0.1
30
°
±0.3
12.0
1 Pin
DOT
Lot Number
4.7
max.
20.0
min.
3.0
0.6
–0.1
+0.2
2.0
+0.2
1.0
–0.1
0.5
±0.05
2.54
±0.1
7
max.
1
2
3 4
5
6
7
8
9 10
25
max.
Part Number
21.2
±0.3
Lot Number
Part Number
0.27
±1.0
±0.05
3.5
5.45×4
5.45
Plastic Mold Package
Flammability: UL94V-0
Weight: Approx. 14.5g
q
w
e
r
t
SW
OUT
(backside of case)
F
ly
W
heel
(ground)
Drive
V
IN
GND
Plastic Mold Package
(powder coating)
Weight: Approx. 3.4g
sBlock
Diagram
STR7000/7100 Series
SI-8020 Series
V
IN
4
SW.OUT
1
V
IN
10
VOLTAGE
REFERENCE
and
REGULATOR
DEAD TIME
CONTROLLED
RAMP
GENERATOR
9
OSC.OUT SHUT DOWN
7 V
REF
PWM COMP
+
–
4.5
q
w
e
r
t
5 DRIVE
DRIVE
3
1 GND
I
O
AMP
V
O
AMP
+
–
+
–
2 V
O ADJ
5
GND
2
F.WHEEL
4
CURR.SENSE
8
COMPENSATION. A
6
COMPENSATION. B
3 V
O
.SENSE
88
qSTR7000+SI-8020
Series
sStandard
External Circuit
5V ... 200µH
12V ...
250µH
15V
24V ... 300µH
V
O
V
IN
4
1
SW
V
IN
STR7000
STR7100
SERIES DRIVE 3
L
F/W
2
GND
5
*
C
5
330P
10
5
DRIVE
V
IN
C.A SI-8020
SERIES
C.B
V
REF
GND
1
C.S
V
O.S
3
2
9
4
V
O
. ADJ
OSC. OUT
SHUT DOWN
C
4
1500µF
×
2 (parallel)
C
1
2200µF
C
2
330p
8
6
7
C
3
10µF
*
C
5
STR7100 Series only
R
S
6A ... 0.02Ω
12A ... 0.01Ω
GND
sNotes
of Pattern Design
1) Thick lines in the Standard External Circuit are lines through which a large current flows. Make these pattern lines as thick as possible.
2) Place capacitor C
1
on the input side as closely as possible to terminals no.2 and no.4 of the STR7000/7100 series. C
1
may be used in
combination with a smoothing capacitor for rectifying, but the above points must be taken into consideration. In cases where C
1
is not provided
or it is placed too far from the terminals stated above, abnormal oscillation due to poorer transient response or increased ringing may occur.
3) Connect voltage sensing terminal V
O.S
and GND as closely as possible to output capacitor C
4
(a current of approximately 1mA flows into the
V
O.S
terminal). If they are placed too far from C
4
, abnormal oscillation due to decreased regulation or increased switching ripple may occur.
4) Connect current sensing terminal C.S and GND as closely as possible to the detection resistor Rs (a current of approximately 0.5mA flows
from the CS terminal).
If they are placed too far from Rs, a decrease of the overcurrent setting point due to the voltage drop in the pattern, or malfunction of the
protection circuit due to increased ringing may occur.
sT
a
-P
D
Characteristics
STR7000 Series
40
200×300×2
35
200×200×2
STR7100 Series
40
35
Power Dissipation P
D
(W)
30
25
20
15
10
5 Without heatsink
0
–20
0
25
50
100×200×2
Power Dissipation P
D
(W)
Without Mica
With Silicon Grease
Heatsink: Aluminum
Unit: mm
200×300×2
200×200×2
30
100×200×2
25
20
15
10
5 Without heatsink
Without Mica
With Silicon Grease
Heatsink: Aluminum
Unit: mm
100×100×2
75×75×2
100×100×2
75×75×2
75
100
125
0
–20
0
25
50
75
100
125
Ambient Temperature T
a
(°C)
Ambient Temperature T
a
(°C)
89
qSTR7000+SI-8020
Series
sTypical
Characteristics
(T
a
=25°C)
STR7001+SI-8020(5V)
Rise Characteristics
10
STR7002+SI-8021(12V)
Rise Characteristics
20
30
STR7003+SI-8023(24V)
Rise Characteristics
Output Voltage V
O
(V)
Output Voltage V
O
(V)
15
Output Voltage V
O
(V)
8
25
20
0.1
A
10
15
A
3A
6A
6A
0.1
I
O
=
4
I
O
=
3A
10
3A
5
2
5
0
0
2
4
6
8
10
12
14
16 18 20
0
0
5
10
15
20
25
30
35
40
45
0
0
5
10
15
20
6A
25
30
6
I
O
=
0.1
A
35
40
45
Input Voltage V
IN
(V)
Input Voltage V
IN
(V)
Input Voltage V
IN
(V)
Efficiency Characteristics
100
90
80
V
IN
=11V
Efficiency Characteristics
100
90
18V
V
IN
=
30V
Efficiency Characteristics
100
40V
V
IN
=30V
90
50V
80
20V
80
Efficiency
η
(%)
Efficiency
η
(%)
70
60
50
40
30
0
0
1
30V
40V
50V
70
60
50
40
0
0
Efficiency
η
(%)
40V
70
60
50
40
0
0
2
3
4
5
6
7
Output Current I
O
(A)
1
2
3
4
5
6
7
1
2
3
4
5
6
7
Output Current I
O
(A)
Output Current I
O
(A)
STR7101+SI-8020(5V)
Rise Characteristics
10
20
STR7102+SI-8021(12V)
Rise Characteristics
30
STR7103+SI-8023(24V)
Rise Characteristics
8
Output Voltage V
O
(V)
Output Voltage V
O
(V)
Output Voltage V
O
(V)
lo=
5
10
15
20
20
6
lo=
A
4
1A
0.1
A
10
15
6A
6A
12 A
2
l
O
=0.
5
12
10
5
0
0
2
4
6
8
10
12
14
16
18
20
0
0
5
10
15
20
25
30
35
40
45
0
0
25
12
30
A
35
15
0.1
A
25
40
45
Input Voltage V
IN
(V)
Input Voltage V
IN
(V)
Input Voltage V
IN
(V)
Efficiency Characteristics
100
90
80
Efficiency Characteristics
100
90
80
Efficiency Characteristics
100
90
V
IN
=30V
40V
V
IN
=18V
Efficiency
η
(%)
Efficiency
η
(%)
70
60
50
40
30
0
0
2
4
6
8
10
VIN=1
1V
20V
30V
40V
Efficiency
η
(%)
70
60
50
40
0
0
30V
40V
50V
50V
80
70
60
50
12
14
2
4
6
8
10
12
14
0
0
2
4
6
8
10
12
14
Output Current I
O
(A)
Output Current I
O
(A)
Output Current I
O
(A)
90
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
