74VHC08-Q100; 74VHCT08-Q100
Quad 2-input AND gate
Rev. 2 — 8 April 2020
Product data sheet
1. General description
The 74VHC08-Q100; 74VHCT08-Q100 are high-speed Si-gate CMOS devices and are pin
compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC
standard JESD7-A.
The 74VHC08-Q100; 74VHCT08-Q100 provide the quad 2-input AND function.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100
(Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
•
•
•
•
•
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
•
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
Balanced propagation delays
All inputs have a Schmitt-trigger action
Inputs accept voltages higher than V
CC
Input levels:
•
The 74VHC08-Q100 operates with CMOS logic levels
•
The 74VHCT08-Q100 operates with TTL logic levels
ESD protection:
•
MIL-STD-883, method 3015 exceeds 2000 V
•
HBM JESD22-A114F exceeds 2000 V
•
MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω)
Multiple package options
DHVQFN package with Side-Wettable Flanks enabling Automatic Optical Inspection (AOI) of
solder joints
•
•
•
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74VHC08D-Q100
74VHCT08D-Q100
74VHC08PW-Q100
74VHCT08PW-Q100
74VHC08BQ-Q100
74VHCT08BQ-Q100
-40 °C to +125 °C
-40 °C to +125 °C
TSSOP14
-40 °C to +125 °C
Name
SO14
Description
plastic small outline package; 14 leads;
body width 3.9 mm
Version
SOT108-1
plastic thin shrink small outline package; 14 leads; SOT402-1
body width 4.4 mm
SOT762-1
DHVQFN14 plastic dual in-line compatible thermal
enhanced very thin quad flat package; no leads;
14 terminals; body 2.5 × 3 × 0.85 mm
Nexperia
74VHC08-Q100; 74VHCT08-Q100
Quad 2-input AND gate
4. Functional diagram
1
2
4
1Y
2Y
3Y
4Y
mna222
&
3
1
2
4
5
9
10
12
13
1A
1B
2A
2B
3A
3B
4A
4B
3
6
8
11
&
5
9
10
12
13
mna223
6
&
8
A
&
11
B
Y
mna221
Fig. 1.
Logic symbol
Fig. 2.
IEC logic symbol
Fig. 3.
Logic diagram (one gate)
5. Pinning information
5.1. Pinning
74VHC08-Q100
74VHCT08-Q100
74VHC08-Q100
74VHCT08-Q100
1A
1B
1Y
2A
2B
2Y
GND
1
2
3
4
5
6
7
aaa-009732
terminal 1
index area
1B
14 V
CC
13 4B
12 4A
11 4Y
10 3B
9
8
3A
3Y
2
3
4
5
6
7
GND
14 V
CC
1
1A
13 4B
12 4A
11 4Y
1Y
2A
2B
2Y
GND
(1)
8
10 3B
9
3A
3Y
aaa-009733
Transparent top view
Fig. 4.
Pin configuration SOT108-1 (SO14) and
SOT402-1 (TSSOP14)
(1) This is not a ground pin. There is no electrical or
mechanical requirement to solder the pad. In case
soldered, the solder land should remain floating or
connected to GND.
Fig. 5.
Pin configuration SOT762-1 (DHVQFN14)
5.2. Pin description
Table 2. Pin description
Symbol
1A, 2A, 3A, 4A
1B, 2B, 3B, 4B
1Y, 2Y, 3Y, 4Y
GND
V
CC
Pin
1, 4, 9, 12
2, 5, 10, 13
3, 6, 8, 11
7
14
Description
data input
data input
data output
ground (0 V)
supply voltage
74VHC_VHCT08_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 2 — 8 April 2020
2 / 13
Nexperia
74VHC08-Q100; 74VHCT08-Q100
Quad 2-input AND gate
6. Functional description
Table 3. Function selection
H = HIGH voltage level; L = LOW voltage level; X = don’t care
Input
nA
L
X
H
nB
X
L
H
Output
nY
L
L
H
7. Limiting values
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
V
I
I
IK
I
OK
I
O
I
CC
I
GND
T
stg
P
tot
[1]
[2]
Conditions
Min
-0.5
-0.5
Max
+7.0
+7.0
-
±20
±25
75
-
+150
500
Unit
V
V
mA
mA
mA
mA
mA
°C
mW
supply voltage
input voltage
input clamping current
output clamping current
output current
supply current
ground current
storage temperature
total power dissipation
T
amb
= -40 °C to +125 °C
[2]
V
I
< -0.5 V
V
O
< -0.5 V or V
O
> V
CC
+ 0.5 V
V
O
= -0.5 V to (V
CC
+ 0.5 V)
[1]
[1]
-20
-
-
-
-75
-65
-
The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
For SOT108-1 (SO14) package: P
tot
derates linearly with 10.1 mW/K above 100 °C.
For SOT402-1 (TSSOP14) package: P
tot
derates linearly with 7.3 mW/K above 81 °C.
For SOT762-1 (DHVQFN14) package: P
tot
derates linearly with 9.6 mW/K above 98 °C.
8. Recommended operating conditions
Table 5. Recommended operating conditions
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter
V
CC
V
I
V
O
T
amb
Δt/ΔV
supply voltage
input voltage
output voltage
ambient temperature
input transition rise and fall rate V
CC
= 3.3 V ± 0.3 V
V
CC
= 5.0 V ± 0.5 V
Conditions
74VHC08-Q100
Min
2.0
0
0
-40
-
-
Typ
5.0
-
-
+25
-
-
Max
5.5
5.5
V
CC
+125
100
20
74VHCT08-Q100
Min
4.5
0
0
-40
-
-
Typ
5.0
-
-
+25
-
-
Max
5.5
5.5
V
CC
-
20
V
V
V
ns/V
ns/V
Unit
+125 °C
74VHC_VHCT08_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 2 — 8 April 2020
3 / 13
Nexperia
74VHC08-Q100; 74VHCT08-Q100
Quad 2-input AND gate
9. Static characteristics
Table 6. Static characteristics
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
Symbol Parameter
Conditions
Min
For type 74VHC08-Q100
V
IH
V
CC
= 2.0 V
HIGH-level
input voltage V = 3.0 V
CC
V
CC
= 5.5 V
V
IL
V
CC
= 2.0 V
LOW-level
input voltage V = 3.0 V
CC
V
CC
= 5.5 V
V
OH
HIGH-level
output
voltage
V
I
= V
IH
or V
IL
I
O
= -50 μA; V
CC
= 2.0 V
I
O
= -50 μA; V
CC
= 3.0 V
I
O
= -50 μA; V
CC
= 4.5 V
I
O
= -4.0 mA; V
CC
= 3.0 V
I
O
= -8.0 mA; V
CC
= 4.5 V
V
OL
LOW-level
output
voltage
V
I
= V
IH
or V
IL
I
O
= 50 μA; V
CC
= 2.0 V
I
O
= 50 μA; V
CC
= 3.0 V
I
O
= 50 μA; V
CC
= 4.5 V
I
O
= 4.0 mA; V
CC
= 3.0 V
I
O
= 8.0 mA; V
CC
= 4.5 V
I
I
I
CC
C
I
input leakage V
I
= 5.5 V or GND;
current
V
CC
= 0 V to 5.5 V
supply
current
input
capacitance
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 5.5 V
-
-
-
-
-
-
-
-
0
0
0
-
-
-
-
3.0
0.1
0.1
0.1
0.36
0.36
0.1
2.0
10
-
-
-
-
-
-
-
-
0.1
0.1
0.1
0.44
0.44
1.0
20
10
-
-
-
-
-
-
-
-
0.1
0.1
0.1
0.55
0.55
2.0
40
10
V
V
V
V
V
μA
μA
pF
1.9
2.9
4.4
2.58
3.94
2.0
3.0
4.5
-
-
-
-
-
-
-
1.9
2.9
4.4
2.48
3.8
-
-
-
-
-
1.9
2.9
4.4
2.4
3.7
-
-
-
-
-
V
V
V
V
V
1.5
2.1
3.85
-
-
-
-
-
-
-
-
-
-
-
-
0.5
0.9
1.65
1.5
2.1
3.85
-
-
-
-
-
-
0.5
0.9
1.65
1.5
2.1
3.85
-
-
-
-
-
-
0.5
0.9
1.65
V
V
V
V
V
V
25 °C
Typ
Max
-40 °C to +85 °C
Min
Max
-40 °C to +125 °C Unit
Min
Max
74VHC_VHCT08_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 2 — 8 April 2020
4 / 13
Nexperia
74VHC08-Q100; 74VHCT08-Q100
Quad 2-input AND gate
Conditions
Min
25 °C
Typ
-
-
Max
-
0.8
-40 °C to +85 °C
Min
2.0
-
Max
-
0.8
-40 °C to +125 °C Unit
Min
2.0
-
Max
-
0.8
V
V
Symbol Parameter
For type 74VHCT08-Q100
V
IH
V
IL
V
OH
HIGH-level
V
CC
= 4.5 V to 5.5 V
input voltage
LOW-level
V
CC
= 4.5 V to 5.5 V
input voltage
HIGH-level
output
voltage
LOW-level
output
voltage
V
I
= V
IH
or V
IL
; V
CC
= 4.5 V
I
O
= -50 μA
I
O
= -8.0 mA
V
I
= V
IH
or V
IL
; V
CC
= 4.5 V
I
O
= 50 μA
I
O
= 8.0 mA
-
-
-
-
-
0
-
-
-
-
0.1
0.36
0.1
2.0
1.35
-
-
-
-
-
0.1
0.44
1.0
20
1.5
-
-
-
-
-
0.1
0.55
2.0
40
1.5
V
V
μA
μA
mA
4.4
3.94
4.5
-
-
-
4.4
3.8
-
-
4.4
3.7
-
-
V
V
2.0
-
V
OL
I
I
I
CC
ΔI
CC
input leakage V
I
= 5.5 V or GND;
current
V
CC
= 0 V to 5.5 V
supply
current
additional
supply
current
input
capacitance
V
I
= V
CC
or GND; I
O
= 0 A;
V
CC
= 5.5 V
per input pin;
V
I
= V
CC
- 2.1 V; I
O
= 0 A;
other pins at V
CC
or GND;
V
CC
= 4.5 V to 5.5 V
C
I
-
3.0
10
-
10
-
10
pF
10. Dynamic characteristics
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V); for test circuit see
Fig. 7.
Symbol Parameter
Conditions
Min
For type 74VHC08-Q100
t
pd
propagation nA, nB to nY; see
Fig. 6
delay
V
CC
= 3.0 V to 3.6 V; C
L
= 15 pF
V
CC
= 3.0 V to 3.6 V; C
L
= 50 pF
V
CC
= 4.5 V to 5.5 V; C
L
= 15 pF
V
CC
= 4.5 V to 5.5 V; C
L
= 50 pF
C
PD
power
C
L
= 50 pF; f
i
= 1 MHz;
dissipation V
I
= GND to V
CC
capacitance
[3]
-
[2]
-
-
-
4.0
5.6
3.0
4.2
10.0
8.8
12.3
5.9
7.9
-
1.0
1.0
1.0
1.0
-
10.5
14
7.0
9.0
-
1.0
1.0
1.0
1.0
-
11.0 ns
15.5 ns
7.5
-
ns
pF
10.0 ns
25 °C
Typ
[1]
Max
-40 °C to
+85 °C
Min
Max
-40 °C to
+125 °C
Min
Max
Unit
74VHC_VHCT08_Q100
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2020. All rights reserved
Product data sheet
Rev. 2 — 8 April 2020
5 / 13
DSP 与 ARM 处理器
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
