电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74AUP1G08GN

产品描述AND Gate, AUP/ULP/V Series, 1-Func, 2-Input, CMOS, PDSO6
产品类别逻辑    逻辑   
文件大小179KB,共17页
制造商Nexperia
官网地址https://www.nexperia.com
标准
下载文档 详细参数 全文预览

74AUP1G08GN概述

AND Gate, AUP/ULP/V Series, 1-Func, 2-Input, CMOS, PDSO6

74AUP1G08GN规格参数

参数名称属性值
是否Rohs认证符合
厂商名称Nexperia
包装说明SON,
Reach Compliance Codecompliant
系列AUP/ULP/V
JESD-30 代码R-PDSO-N6
JESD-609代码e3
长度1 mm
逻辑集成电路类型AND GATE
湿度敏感等级1
功能数量1
输入次数2
端子数量6
最高工作温度125 °C
最低工作温度-40 °C
封装主体材料PLASTIC/EPOXY
封装代码SON
封装形状RECTANGULAR
封装形式SMALL OUTLINE
峰值回流温度(摄氏度)260
传播延迟(tpd)24 ns
认证状态Not Qualified
座面最大高度0.35 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)0.8 V
标称供电电压 (Vsup)1.1 V
表面贴装YES
技术CMOS
温度等级AUTOMOTIVE
端子面层Tin (Sn)
端子形式NO LEAD
端子节距0.3 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
宽度0.9 mm

文档预览

下载PDF文档
74AXP1G08
Low-power 2-input AND gate
Rev. 1 — 15 January 2014
Product data sheet
1. General description
The 74AXP1G08 is a single 2-input AND gate.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall
times.
This device ensures very low static and dynamic power consumption across the entire
V
CC
range from 0.7 V to 2.75 V. It is fully specified for partial power down applications
using I
OFF
. The I
OFF
circuitry disables the output, preventing the potentially damaging
backflow current through the device when it is powered down.
2. Features and benefits
Wide supply voltage range from 0.7 V to 2.75 V
Low input capacitance; C
I
= 0.5 pF (typical)
Low output capacitance; C
O
= 1.0 pF (typical)
Low dynamic power consumption; C
PD
= 2.4 pF at V
CC
= 1.2 V (typical)
Low static power consumption; I
CC
= 0.6
A
(85
C
maximum)
High noise immunity
Complies with JEDEC standard:
JESD8-12A.01 (1.1 V to 1.3 V)
JESD8-11A.01 (1.4 V to 1.6 V)
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A.01 (2.3 V to 2.7 V)
ESD protection:
HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV
CDM JESD22-C101E exceeds 1000 V
Latch-up performance exceeds 100 mA per JESD 78 Class II
Inputs accept voltages up to 2.75 V
Low noise overshoot and undershoot < 10 % of V
CC
I
OFF
circuitry provides partial Power-down mode operation
Multiple package options
Specified from
40 C
to +85
C

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 34  2842  1062  2108  2852  22  47  21  57  45 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved