74VHC374
•
74VHCT374 Octal D Flip-Flop with 3-STATE Outputs
February 1998
74VHC374
•
74VHCT374
Octal D Flip-Flop with 3-STATE Outputs
General Description
The VHC/VHCT374 is an advanced high speed CMOS octal
flip-flop with 3-STATE output fabricated with silicon gate
CMOS technology. It achieves the high speed operation
similar to equivalent Bipolar Schottky TTL while maintaining
the CMOS low power dissipation. This 8-bit D-type flip-flop is
controlled by a clock input (CP) and an output enable input
(OE ). When the OE input is high, the eight outputs are in a
high impedance state.
An input protection circuit ensures that 0V–7V can be ap-
plied to the input pins without regard to the supply voltage.
This device can be used to interface 5V to 3V systems and
two supply systems such as battery back up. This circuit pre-
vents device destruction due to mismatched supply and in-
put voltages.
Features
n
High Speed:
VHC t
pd
= 5.4 ns (typ) at V
CC
= 5V
VHCT t
pd
= 6.4 ns (typ) at V
CC
= 5V
n
High noise immunity:
VHC V
NIH
= V
NIL
= 28% V
CC
(Min)
VHCT V
IH
= 2.0V, V
IL
= 0.8V
n
Power down protection:
VHC inputs only
VHCT inputs and outputs
n
Low power dissipation:
I
CC
= 4 µA (Max)
@
T
A
= 25˚C
n
Pin and function compatible with 74HC/HCT374
Ordering Code:
Commercial
74VHC374M
74VHC374SJ
74VHC374MTC
74VHC374N
74VHCT374M
74VHCT374SJ
74VHCT374MTC
74VHCT374N
Package Number
M20B
M20D
MTC20
N20A
M20B
M20D
MTC20
N20A
Package Description
20-Lead Molded JEDEC SOIC
20-Lead Molded EIAJ SOIC
20-Lead Molded JEDEC Type 1 TSSOP
20-Lead Molded DIP
20-Lead Molded JEDEC SOIC
20-Lead Molded EIAJ SOIC
20-Lead Molded JEDEC Type 1 TSSOP
20-Lead Molded DIP
Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Assignment for
DIP, TSSOP and SOIC
DS011538-1
DS011538-2
© 1998 Fairchild Semiconductor Corporation
DS011538
www.fairchildsemi.com
Pin Descriptions
Pin Names
D
0
–D
7
CP
OE
O
0
–O
7
Data Inputs
Clock Pulse Input
3-STATE Output
Enable Input
3-STATE Outputs
Description
Truth Table
Inputs
D
n
H
L
X
CP
N
N
Outputs
OE
L
L
H
O
n
H
L
Z
X
H = HIGH Voltage Level
X = Immaterial
L = LOW Voltage Level
Z = High Impedance
N
= LOW-to-HIGH Transition
Functional Description
The VHC/VHCT374 consists of eight edge-triggered
flip-flops with individual D-type inputs and 3-STATE true out-
puts. The buffered clock and buffered Output Enable are
common to all flip-flops. The eight flip-flops will store the
state of their individual D inputs that meet the setup and hold
time requirements on the LOW-to-HIGH Clock (CP) transi-
tion. With the Output Enable (OE ) LOW, the contents of the
eight flip-flops are available at the outputs. When the OE is
HIGH, the outputs go to the high impedance state. Operation
of the OE input does not affect the state of the flip-flops.
Logic Diagram
DS011538-3
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2
Absolute Maximum Ratings
(Note 2)
Supply Voltage (V
CC
)
DC Input Voltage (V
IN
)
DC Output Voltage (V
OUT
)
VHC
VHCT (Note 1)
Input Diode Current (I
IK
)
Output Diode Current (VHC)
(VHCT)
DC Output Current (I
OUT
)
DC V
CC
/GND Current (I
CC
)
Storage Temperature (T
STG
)
Lead Temperature (T
L
)
(Soldering, 10 seconds)
−0.5V to +7.0V
−0.5V to +7.0V
−0.5V to V
CC
+ 0.5V
−0.5V to +7.0V
−20 mA
±
20 mA
−20 mA
±
25 mA
±
75 mA
−65˚C to +150˚C
260˚C
Recommended Operating
Conditions
(Note 3)
Supply Voltage (V
CC
)
VHC
VHCT
Input Voltage (V
IN
)
Output Voltage (V
OUT
)
Operating Temperature (T
OPR
)
Input Rise and Fall Time (t
r
, t
f
)
V
CC
= 3.3V
±
0.3V (VHC only)
V
CC
= 5.0V
±
0.5V
Note 1:
V
OUT
>
V
CC
only if output is in H or Z state.
Note 2:
Absolute Maximum Ratings are values beyond which the device
may be damaged or have its useful life impaired. The databook specifications
should be met, without exception, to ensure that the system design is reliable
over its power supply, temperature, and output/input loading variables. Fair-
child does not recommend operation outside databook specifications.
Note 3:
Unused inputs must be held HIGH or LOW. They may not float.
2.0V to +5.5V
4.5V to +5.5V
0V to +5.5V
0V to V
CC
−40˚C to +85˚C
0 ns/V – 100 ns/V
0 ns/V – 20 ns/V
DC Electrical Characteristics for VHC
Symbol
Parameter
V
CC
(V)
Min
V
IH
V
IL
V
OH
High Level Input
Voltage
Low Level Input Voltage
High Level Output
Voltage
2.0
3.0–5.5
2.0
3.0–5.5
2.0
3.0
4.5
3.0
4.5
V
OL
Low Level Output
Voltage
2.0
3.0
4.5
3.0
4.5
I
OZ
I
IN
I
CC
3-STATE Output Off-State
Current
Input Leakage Current
Quiescent Supply Current
5.5
0–5.5
5.5
1.9
2.9
4.4
2.58
3.94
0.0
0.0
0.0
0.1
0.1
0.1
0.36
0.36
2.0
3.0
4.5
1.50
0.7 V
CC
0.50
0.3 V
CC
1.9
2.9
4.4
2.48
3.80
0.1
0.1
0.1
0.44
0.44
V
µA
µA
µA
I
OL
= 4 mA
I
OL
= 8 mA
V
IN
= V
IH
or V
IL
V
OUT
= V
CC
or GND
V
IN
= 5.5V or GND
V
IN
= V
CC
or GND
V
V
IN
= V
IH
or V
IL
V
I
OH
= −4 mA
I
OH
= −8 mA
I
OL
= 50 µA
V
Typ
Max
T
A
= 25˚C
Min
1.50
0.7 V
CC
0.50
0.3 V
CC
V
IN
= V
IH
or V
IL
I
OH
= −50 µA
V
T
A
=
−40˚C to +85˚C
Max
V
Units
Conditions
±
0.25
±
0.1
4.0
±
2.5
±
1.0
40.0
3
www.fairchildsemi.com
Noise Characteristics for VHC
Symbol
V
OLP
(Note 4)
V
OLV
(Note 4)
V
IHD
(Note 4)
V
ILD
(Note 4)
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
Minimum High Level Dynamic Input Voltage
Maximum Low Level Dynamic Input Voltage
V
CC
(V)
5.0
5.0
5.0
5.0
T
A
= 25˚C
Typ
0.6
−0.6
Limits
0.9
−0.9
3.5
1.5
V
V
V
V
C
L
= 50 pF
C
L
= 50 pF
C
L
= 50 pF
C
L
= 50 pF
Units
Conditions
Note 4:
Parameter guaranteed by design.
DC Electrical Characteristics for VHCT
Symbol
Parameter
V
CC
(V)
Min
V
IH
V
IL
V
OH
V
OL
I
OZ
I
IN
I
CC
I
CCT
I
OFF
High Level Input Voltage
Low Level Input Voltage
High Level Output Voltage
Low Level Output Voltage
3-STATE Output Off-State
Current
Input Leakage Current
Quiescent Supply Current
Maximum I
CC
/Input
Output Leakage Current
(Power Down State)
0–5.5
5.5
5.5
0.0
4.5
5.5
4.5
5.5
4.5
4.5
5.5
3.15 3.65
2.5
0.0
0.1
0.36
2.0
2.0
0.8
0.8
3.15
2.4
0.1
0.44
T
A
= 25˚C
Typ
Max
T
A
= −40˚C
to +85˚C
Min
2.0
2.0
0.8
0.8
V
V
V
V
µA
µA
µA
mA
µA
V
IN
V
IN
V
IN
= V
IH
or V
IL
= V
IH
or V
IL
= V
IH
or V
IL
I
OH
= −50 µA
I
OH
= −8 mA
I
OL
= −50 µA
I
OL
= −8 mA
V
Max
V
Units
Conditions
±
0.25
±
0.1
4.0
1.35
±
2.5
±
1.0
40.0
1.50
+5.0
V
OUT
= V
CC
or GND
V
IN
= 5.5V or GND
V
IN
= V
CC
or GND
V
IN
= 3.4V
Other Inputs = V
CC
or GND
V
OUT
= 5.5V
±
0.5
Noise Characteristics for VHCT
Symbol
V
OLP
(Note 5)
V
OLV
(Note 5)
V
IHD
(Note 5)
V
ILD
(Note 5)
Parameter
Quiet Output Maximum Dynamic V
OL
Quiet Output Minimum Dynamic V
OL
Minimum High Level Dynamic Input Voltage
Maximum Low Level Dynamic Input Voltage
V
CC
(V)
5.0
5.0
5.0
5.0
T
A
= 25˚C
Typ
0.8
−0.8
Limits
1.2
−1.2
2.0
0.8
V
V
V
V
C
L
= 50 pF
C
L
= 50 pF
C
L
= 50 pF
C
L
= 50 pF
Units
Conditions
Note 5:
Parameter guaranteed by design.
www.fairchildsemi.com
4
AC Electrical Characteristics for VHC
Symbol
Parameter
V
CC
(V)
Min
t
PLH
t
PHL
Propagation Delay Time
(CP to O
n
)
3.3
±
0.3
5.0
±
0.5
t
PZL
t
PZH
3-STATE Output Enable
Time
3.3
±
0.3
5.0
±
0.5
t
PLZ
t
PHZ
t
OSLH
t
OSHL
f
max
Maximum Clock Frequency
3-STATE Output Disable
Time
Output to Output Skew
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
C
IN
C
OUT
C
PD
Input Capacitance
Output Capacitance
Power Dissipation
Capacitance
80
55
130
85
130
85
185
120
4
6
32
10
T
A
= 25˚C
Typ
8.1
10.6
5.4
6.9
7.1
9.6
5.1
6.6
10.2
6.1
Max
12.7
16.2
8.1
10.1
11.0
14.5
7.6
9.6
14.0
8.8
1.5
1.0
70
50
110
75
10
pF
pF
pF
V
CC
= Open
V
CC
= 5.0V
(Note 7)
T
A
= −40˚C
to +85˚C
Min
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
1.0
Max
15.0
18.5
9.5
11.5
13.0
16.5
9.0
11.0
16.0
10.0
1.5
1.0
MHz
ns
(Note 6)
ns
R
L
= 1 kΩ
ns
ns
R
L
= 1 kΩ
ns
ns
C
L
= 15 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
C
L
= 50 pF
C
L
= 50 pF
C
L
= 50 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
C
L
= 15 pF
C
L
= 50 pF
Units
Conditions
Note 6:
Parameter guaranteed by design. t
OSLH
= |t
PLH max
− t
PLH min
|; t
OSHL
= |t
PHL max
− t
PHL min
|
Note 7:
C
PD
is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average oper-
ating current can be obtained by the equation: I
CC
(opr.) = C
PD
*
V
CC
*
f
IN
+ I
CC
/8 (per F/F). The total C
PD
when n pcs. of the Octal D Flip-Flop operates can be
calculated by the equation: C
PD
(total) = 20 + 12n.
AC Operating Requirements for VHC
Symbol
Parameter
V
CC
(V)
Min
t
W(H)
t
W(L)
t
S
t
H
Minimum Set-Up Time
Minimum Hold Time
Minimum Pulse Width (CP)
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
3.3
±
0.3
5.0
±
0.5
5.0
5.0
4.5
3.0
2.0
2.0
T
A
= 25˚C
Typ
Max
T
A
= −40˚C
to +85˚C
Min
5.5
5.0
4.5
3.0
2.0
2.0
ns
Max
ns
Units
Conditions
5
www.fairchildsemi.com