Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
74HC4094; 74HCT4094
8-stage shift-and-store bus register
Rev. 7 — 10 February 2016
Product data sheet
1. General description
The 74HC4094; 74HCT4094 is an 8-bit serial-in/serial or parallel-out shift register with a
storage register and 3-state outputs. Both the shift and storage register have separate
clocks. The device features a serial input (D) and two serial outputs (QS1 and QS2) to
enable cascading. Data is shifted on the LOW-to-HIGH transitions of the CP input. Data is
available at QS1 on the LOW-to-HIGH transitions of the CP input to allow cascading when
clock edges are fast. The same data is available at QS2 on the next HIGH-to-LOW
transition of the CP input to allow cascading when clock edges are slow. The data in the
shift register is transferred to the storage register when the STR input is HIGH. Data in the
storage register appears at the outputs whenever the output enable input (OE) is HIGH. A
LOW on OE causes the outputs to assume a high-impedance OFF-state. Operation of the
OE input does not affect the state of the registers. Inputs include clamp diodes. This
enables the use of current limiting resistors to interface inputs to voltages in excess of
V
CC
.
2. Features and benefits
Complies with JEDEC standard JESD7A
Input levels:
For 74HC4094: CMOS level
For 74HCT4094: TTL level
Low-power dissipation
ESD protection:
HBM JESD22-A114F exceeds 2 000 V
MM JESD22-A115-A exceeds 200 V
Specified from
40 C
to +85
C
and from
40 C
to +125
C
3. Applications
Serial-to-parallel data conversion
Remote control holding register
NXP Semiconductors
74HC4094; 74HCT4094
8-stage shift-and-store bus register
4. Ordering information
Table 1.
Ordering information
Package
Temperature range
74HC4094D
74HCT4094D
74HC4094DB
74HCT4094DB
74HC4094PW
40 C
to +125
C
TSSOP16
40 C
to +125
C
SSOP16
40 C
to +125
C
Name
SO16
Description
plastic small outline package; 16 leads; body width
3.9 mm
plastic shrink small outline package; 16 leads;
body width 5.3 mm
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
Version
SOT109-1
SOT338-1
SOT403-1
Type number
5. Functional diagram
Fig 1.
Functional diagram
Fig 2.
Logic symbol
Fig 3.
74HC_HCT4094
Logic diagram
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2016. All rights reserved.
Product data sheet
Rev. 7 — 10 February 2016
2 of 22
NXP Semiconductors
74HC4094; 74HCT4094
8-stage shift-and-store bus register
Fig 4.
Logic diagram
74HC_HCT4094
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2016. All rights reserved.
Product data sheet
Rev. 7 — 10 February 2016
3 of 22
NXP Semiconductors
74HC4094; 74HCT4094
8-stage shift-and-store bus register
6. Pinning information
6.1 Pinning
Fig 5.
Pin configuration SO16
Fig 6.
Pin configuration SSOP16 and TSSOP16
6.2 Pin description
Table 2.
Symbol
STR
D
CP
QP0 to QP7
V
SS
QS1, QS2
OE
V
DD
Pin description
Pin
1
2
3
4, 5, 6, 7, 14, 13, 12, 11
8
9, 10
15
16
Description
strobe input
data input
clock input
parallel output
ground supply voltage
serial output
output enable input
supply voltage
74HC_HCT4094
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2016. All rights reserved.
Product data sheet
Rev. 7 — 10 February 2016
4 of 22
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
