Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia
74LVT16500A
3.3 V 18-bit universal bus transceiver; 3-state
Rev. 03 — 29 May 2006
Product data sheet
1. General description
The 74LVT16500A is a high-performance BiCMOS product designed for V
CC
operation at
3.3 V.
This device is an 18-bit universal transceiver featuring non-inverting 3-state bus
compatible outputs in both send and receive directions. Data flow in each direction is
controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock
(CPAB and CPBA) inputs. For A-to-B data flow, the device operates in the transparent
mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CPAB is held at a
HIGH or LOW logic level. If LEAB is LOW, the A-bus data is stored in the latch/flip-flop on
the HIGH-to-LOW transition of CPAB. When OEAB is HIGH, the outputs are active. When
OEAB is LOW, the outputs are in the high-impedance state.
Data flow for B-to-A is similar to that of A-to-B but uses OEBA, LEBA and CPBA. The
output enables are complimentary (OEAB is active HIGH, and OEBA is active LOW).
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic
level.
2. Features
I
I
I
I
I
I
I
I
I
I
I
I
I
18-bit bidirectional bus interface
3-state buffers
Output capability: +64 mA and
−32
mA
TTL input and output switching levels
Input and output interface capability to systems at 5 V supply
Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused
inputs
Live insertion/extraction permitted
Power-up reset
Power-up 3-state
No bus current loading when output is tied to 5 V bus
Negative edge-triggered clock inputs
Latch-up protection:
N
JESD78: exceeds 500 mA
ESD protection:
N
MIL STD 883 Method 3015: exceeds 2000 V
N
CDM JESD22-C101-C exceeds 1000 V
Philips Semiconductors
74LVT16500A
3.3 V 18-bit universal bus transceiver; 3-state
3. Ordering information
Table 1.
Ordering information
Package
Temperature range Name
74LVT16500ADGG
74LVT16500ADL
−40 °C
to +85
°C
−40 °C
to +85
°C
TSSOP56
SSOP56
Description
plastic thin shrink small outline package; 56 leads;
body width 6.1 mm
plastic shrink small outline package; 56 leads;
body width 7.5 mm
Version
SOT364-1
SOT371-1
Type number
4. Functional diagram
1
OEAB
55
CPAB
2
LEAB
27
OEBA
30
CPBA
28
LEBA
30 28 27 55 2
CPBA
LEBA
OEBA
LEAB
CPAB
1
OEAB
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
3
5
6
8
9
10
12
13
14
15
16
17
19
20
21
23
24
26
EN1
2C3
C3
G2
EN4
5C6
C6
G5
3D
4
1
1
1
6D
54
52
51
49
48
47
45
44
43
42
41
40
38
37
36
34
33
31
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
54
52
51
49
48
47
45
44
43
42
41
40
38
37
36
34
33
31
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
3
5
6
8
9
10
12
13
14
15
16
17
19
20
21
23
24
26
001aaf038
001aaf039
Fig 1. Logic symbol
Fig 2. IEC logic symbol
74LVT16500A_3
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 03 — 29 May 2006
2 of 19
Philips Semiconductors
74LVT16500A
3.3 V 18-bit universal bus transceiver; 3-state
OEAB
CPAB
LEAB
LEBA
CPBA
OEBA
A0
1
55
2
28
30
27
3
1D
C1
CLK
1D
C1
CLK
54
B0
to 17 other channels
001aaf035
Fig 3. Logic diagram
74LVT16500A_3
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 03 — 29 May 2006
3 of 19
Philips Semiconductors
74LVT16500A
3.3 V 18-bit universal bus transceiver; 3-state
5. Pinning information
5.1 Pinning
74LVT16500A
OEAB
LEAB
A0
GND
A1
A2
V
CC
A3
A4
1
2
3
4
5
6
7
8
9
56 GND
55 CPAB
54 B0
53 GND
52 B1
51 B2
50 V
CC
49 B3
48 B4
47 B5
46 GND
45 B6
44 B7
43 B8
42 B9
41 B10
40 B11
39 GND
38 B12
37 B13
36 B14
35 V
CC
34 B15
33 B16
32 GND
31 B17
30 CPBA
29 GND
001aaf040
A5 10
GND 11
A6 12
A7 13
A8 14
A9 15
A10 16
A11 17
GND 18
A12 19
A13 20
A14 21
V
CC
22
A15 23
A16 24
GND 25
A17 26
OEBA 27
LEBA 28
Fig 4. Pin configuration
5.2 Pin description
Table 2.
Symbol
OEAB
LEAB
A0
GND
A1
A2
V
CC
74LVT16500A_3
Pin description
Pin
1
2
3
4
5
6
7
Description
A-to-B output enable input
A-to-B latch enable input
data input/output A0
ground (0 V)
data input/output A1
data input/output A2
supply voltage
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 03 — 29 May 2006
4 of 19
FPGA/CPLD
京公网安备 11010802033920号
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved
电子工程世界
