电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

74LVCH162373ADGG

产品描述IC LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48, Bus Driver/Transceiver
产品类别逻辑    逻辑   
文件大小127KB,共18页
制造商NXP(恩智浦)
官网地址https://www.nxp.com
标准  
下载文档 详细参数 选型对比 全文预览

74LVCH162373ADGG概述

IC LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48, Bus Driver/Transceiver

74LVCH162373ADGG规格参数

参数名称属性值
是否无铅不含铅
是否Rohs认证符合
厂商名称NXP(恩智浦)
零件包装代码TSSOP
包装说明6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48
针数48
Reach Compliance Codecompliant
系列LVC/LCX/Z
JESD-30 代码R-PDSO-G48
JESD-609代码e4
长度12.5 mm
负载电容(CL)50 pF
逻辑集成电路类型BUS DRIVER
最大I(ol)0.012 A
湿度敏感等级1
位数8
功能数量2
端口数量2
端子数量48
最高工作温度125 °C
最低工作温度-40 °C
输出特性3-STATE WITH SERIES RESISTOR
输出极性TRUE
封装主体材料PLASTIC/EPOXY
封装代码TSSOP
封装等效代码TSSOP48,.3,20
封装形状RECTANGULAR
封装形式SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度)260
电源3.3 V
Prop。Delay @ Nom-Sup5.4 ns
传播延迟(tpd)9 ns
认证状态Not Qualified
座面最大高度1.2 mm
最大供电电压 (Vsup)3.6 V
最小供电电压 (Vsup)1.2 V
标称供电电压 (Vsup)2.7 V
表面贴装YES
技术CMOS
温度等级AUTOMOTIVE
端子面层NICKEL PALLADIUM GOLD
端子形式GULL WING
端子节距0.5 mm
端子位置DUAL
处于峰值回流温度下的最长时间30
宽度6.1 mm
Base Number Matches1

文档预览

下载PDF文档
74LVC162373A; 74LVCH162373A
16-bit D-type transparent latch; 30
series termination
resistors; 5 V tolerant inputs/outputs; 3-state
Rev. 4 — 14 May 2013
Product data sheet
1. General description
The 74LVC162373A and 74LVCH162373A are 16-bit D-type transparent latches with
separate D-type inputs with bus hold (74LVCH162373A only) for each latch and 3-state
outputs for bus-oriented applications. One latch enable (pin nLE) input and one output
enable (pin nOE) are provided for each octal. Inputs can be driven from either 3.3 V or 5 V
devices. When disabled, up to 5.5 V can be applied to the outputs. These features allow
the use of these devices in mixed 3.3 V and 5 V applications. The device consists of two
sections of eight D-type transparent latches with 3-state true outputs. When pin nLE is
HIGH, data at the corresponding data inputs (pins nDn) enter the latches. In this condition,
the latches are transparent, that is, the latch output changes each time its corresponding
data inputs changes. When pin nLE is LOW, the latches store the information that was
present at the data inputs a set-up time preceding the HIGH to LOW transition of pin
nLE.When pin nOE is LOW, the contents of the eight latches are available at the outputs.
When pin nOE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the
nOE input does not affect the state of the latches.
The device is designed with 30
series termination resistors in both HIGH and LOW
output stages to reduce line noise. Bus hold on data inputs eliminates the need for
external pull-up resistors to hold unused inputs.
2. Features and benefits
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 V to 3.6 V
CMOS low power consumption
Multibyte flow-through standard pinout architecture
Multiple low inductance supply pins for minimum noise and ground bounce
Direct interface with TTL levels
All data inputs have bus hold (74LVCH162373A only)
High-impedance when V
CC
= 0 V
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)

74LVCH162373ADGG相似产品对比

74LVCH162373ADGG 935238750512 935238750518 74LVCH162373ADGG-T 935237720512
描述 IC LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48, Bus Driver/Transceiver LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48 LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48 IC LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, SOT-362-1, TSSOP-48, Bus Driver/Transceiver LVC/LCX/Z SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48
包装说明 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48 TSSOP, TSSOP, 6.10 MM, PLASTIC, SOT-362-1, TSSOP-48 TSSOP,
Reach Compliance Code compliant unknow unknow unknown unknow
系列 LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z LVC/LCX/Z
JESD-30 代码 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48 R-PDSO-G48
JESD-609代码 e4 e4 e4 e4 e4
长度 12.5 mm 12.5 mm 12.5 mm 12.5 mm 12.5 mm
逻辑集成电路类型 BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER BUS DRIVER
位数 8 8 8 8 8
功能数量 2 2 2 2 2
端口数量 2 2 2 2 2
端子数量 48 48 48 48 48
最高工作温度 125 °C 125 °C 125 °C 125 °C 125 °C
最低工作温度 -40 °C -40 °C -40 °C -40 °C -40 °C
输出特性 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR 3-STATE WITH SERIES RESISTOR
输出极性 TRUE TRUE TRUE TRUE TRUE
封装主体材料 PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
封装代码 TSSOP TSSOP TSSOP TSSOP TSSOP
封装形状 RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
封装形式 SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd) 9 ns 9 ns 9 ns 9 ns 9 ns
座面最大高度 1.2 mm 1.2 mm 1.2 mm 1.2 mm 1.2 mm
最大供电电压 (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V 3.6 V
最小供电电压 (Vsup) 1.2 V 1.2 V 1.2 V 1.2 V 1.2 V
标称供电电压 (Vsup) 2.7 V 2.7 V 2.7 V 2.7 V 2.7 V
表面贴装 YES YES YES YES YES
技术 CMOS CMOS CMOS CMOS CMOS
温度等级 AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
端子面层 NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD NICKEL PALLADIUM GOLD
端子形式 GULL WING GULL WING GULL WING GULL WING GULL WING
端子节距 0.5 mm 0.5 mm 0.5 mm 0.5 mm 0.5 mm
端子位置 DUAL DUAL DUAL DUAL DUAL
宽度 6.1 mm 6.1 mm 6.1 mm 6.1 mm 6.1 mm
厂商名称 NXP(恩智浦) - - NXP(恩智浦) NXP(恩智浦)
Base Number Matches 1 1 1 1 -
本周下载最多的电子技术资料大汇总(2020-05-09)每一个都经典
小管就把这一周下载比较多的资料汇总如下,大家看看有没有自己感兴趣的! 471030 大家有什么需要的资料,也可以在本帖下面跟帖留言,小管在整理资料的时候,帮大家收集。 Caden ......
高进 下载中心专版
高分:用DDRAW显示,图片在移动过程中图片经常出现错位,还有白条?
我用DDRAW显示一个黑色的背景图片,中间贴三个图片。然后我点一个图片后,图片自己从左向右慢慢移动,可是在这移动的过程中,有时这三个图片会整体发生错位,中间还出现一条白线,很快就没有了 ......
阿神归来 嵌入式系统
AB类 输出缓冲器
AB类 输出缓冲器...
linda_xia 模拟电子
(已出)打包4块新唐ARM Cortex M4、M0内核全新开发板,顺丰包邮
本帖最后由 bjs1688 于 2015-4-12 13:58 编辑 打包4块新唐ARM Cortex M4、M0内核全新开发板,顺丰包邮。 ...
bjs1688 淘e淘
320×240 TFT液晶的驱动和显示效果(附有源代码)
液晶屏是320×240的,2.8寸TFT屏,可以用来做MP4,数码相册等。这次回老家过年抽空弄出来的,所有的数据线和控制线都是通过一块STM32的开发板引出,特别困难,还很难看,所以我现在在画转接板。 ......
莫恩 嵌入式系统
仿真器Debug错误原因及解决办法
错误现象: 在使用xds100v3仿真器调试tms320c6747处理器时,出现如下一堆错误。 C674X_0: Power Failure on Target CPU Error connecting to the target: (Error -1265 @ 0x0) Devic ......
Jacktang 微控制器 MCU

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 2235  2116  2704  2354  2921  50  12  33  41  31 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved