电子工程世界电子工程世界电子工程世界

关键词

搜索

型号

搜索

NCP5395

产品描述CPU Applications
文件大小259KB,共29页
制造商ON Semiconductor(安森美)
官网地址http://www.onsemi.cn
下载文档 全文预览

NCP5395概述

CPU Applications

文档预览

下载PDF文档
NCP5395
Product Preview
2/3/4-Phase Controller with
On Board Gate Drivers for
CPU Applications
The NCP5395 provides up to a four−phase buck solution which
combines differential voltage sensing, differential phase current
sensing, adaptive voltage positioning, and on board gate drivers.
Dual−edge pulse−width modulation (PWM) combined with inductor
current sensing reduces system cost by providing the fastest initial
response to dynamic load events. Dual−edge multiphase modulation
reduces the total bulk and ceramic output capacitance required to meet
transient regulation specifications.
The on board gate drivers includes adaptive non overlap and power
saving operation. A high performance operational error amplifier is
provided to simplify compensation of the system. Patented Dynamic
Reference Injection further simplifies loop compensation by
eliminating the need to compromise between closed−loop transient
response and Dynamic V
ID
performance.
Features
http://onsemi.com
1 48
QFN48
CASE 485K
PLASTIC
MARKING DIAGRAM
48
1
Meets Intel’s VR11.1 Specifications
Meets AMD 6 Bit Code Specifications
Dual−edge PWM for Fastest Initial Response to Transient Loading
High Performance Operational Error Amplifier
Internal Soft Start
Dynamic Reference Injection (Patent #US07057381)
DAC Range from 0.5 V to 1.6 V
DAC Feed Forward Function (Patient Pending)
±0.5%
DAC Voltage Accuracy from 1.0 V to 1.6 V
True Differential Remote Voltage Sensing Amplifier
Phase−to−Phase Current Balancing
“Lossless” Differential Inductor Current Sensing
Differential Current Sense Amplifiers for Each Phase
Adaptive Voltage Positioning (AVP)
Oscillator Frequency Range of 125 kHz
1 MHz
Latched Over Voltage Protection (OVP)
Guaranteed Startup into Pre−Charged Loads
Threshold Sensitive Enable Pin for VTT Sensing
Power Good Output with Internal Delays
Thermally Compensated Current Monitoring
Thermal Shutdown Protection
Adaptive−Non−Overlap Gate Drive Circuit
Output Disable Control Turn Off of Both Phase Pair MOSFETs
This is a Pb−Free Device
NCP5395
AWLYYWWG
A
WL
YY
WW
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
VBST3
TG3
SWN3
DRVON
BST2
TG2
SWN2
BG2
VCCP
SWN1
TG1
BST1
AGND
Down−bonded to
Exposed Flag
BG1
G4
VRRDY
EN
CS1N
CS1P
CS2N
CS2P
CS3N
CS3P
CS4N
CS4P
IMON
VSP
VSN
DIFFOUT
COMP
VFB
VDRP
VDFB
CSSUM
DAC
GND
VCC
Package
QFN48
(Pb−Free)
Shipping
2500/Tape & Reel
Publication Order Number:
NCP5395/D
48
1
BG3
PSI
VID0
VID1
VID2
VID3
VID4
VID5
VID6
VID7/AMD
ROSC
ILIM
ORDERING INFORMATION
Device
NCP5395MNR2G
Applications
Desktop Processors
This document contains information on a product under development. ON Semiconductor
reserves the right to change or discontinue this product without notice.
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
©
Semiconductor Components Industries, LLC, 2008
July, 2008
Rev. P5
1

技术资料推荐更多

 
EEWorld订阅号

 
EEWorld服务号

 
汽车开发圈

 
机器人开发圈

About Us 关于我们 客户服务 联系方式 器件索引 网站地图 最新更新 手机版

站点相关: 大学堂 TI培训 Datasheet 电子工程 索引文件: 1622  1643  926  1530  1359  33  34  19  31  28 

器件索引   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

北京市海淀区中关村大街18号B座15层1530室 电话:(010)82350740 邮编:100190

电子工程世界版权所有 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号 Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved